AXI Part 3: AXI-Lite testbench (briefly)

preview_player
Показать описание
Hi, I'm Stacey, and in this video I go over the axi tb briefly

First 2 parts:

Github Code:

  1. FPGAs for Beginners
Рекомендации по теме
AXI Part 3: 0:03:12

AXI Part 3: AXI-Lite testbench (briefly)

AXI Introduction Part 0:17:40

AXI Introduction Part 1: How AXI works and AXI-Lite transaction example

AXI Part 5: 0:14:59

AXI Part 5: AXI Lite [Slave Interface with Memory] – Code & Simulation on Icarus Verilog & V...

AXI Introduction Part 0:08:46

AXI Introduction Part 2: AXI-Lite state machine example explained!

AXI4-Stream Master with 0:06:04

AXI4-Stream Master with UVVM Light

AXI Master Register 0:10:09

AXI Master Register AXI Slave tb

AXI Verification IP 0:14:56

AXI Verification IP TestBench

AXI-4 Controllers 0:08:15

AXI-4 Controllers

What is AXI 0:09:50

What is AXI Lite?

IIR Filters on 0:23:05

IIR Filters on FPGAs Part 2: AXI-Stream Biquad

FPGA 16x16 Matrix 0:00:34

FPGA 16x16 Matrix Part 3 - WS2812B LED Control Coming Soon

Creating Custom AXI 0:30:51

Creating Custom AXI Slave Interfaces Part 1 (Lesson 6)

What is AXI 0:07:04

What is AXI (Part 1)

Electronics: How does 0:02:13

Electronics: How does the AXI-Interconnect know where to route the data? (3 Solutions!!)

How the AXI-style 0:15:11

How the AXI-style ready/valid handshake works

The AXI Protocol, 0:18:56

The AXI Protocol, AXI MM and AXI Streaming Interfaces [English]

Customer Tests Tesup 0:00:08

Customer Tests Tesup Atlas Wind Turbine with Anemometer & Pyrometer!

Testing AXI Slave 0:11:32

Testing AXI Slave on a Zybo Z7-20 SOC FPGA

Creating a custom 0:11:10

Creating a custom AXILite IP in Vivado 2020.1

What is AXI: 0:05:41

What is AXI: Write Burst Example (Part 5)

The AXI Protocol 0:01:38

The AXI Protocol in a multi-master system design

This is how 0:00:10

This is how wind turbines work and produce power@ Sustainable Green Energy system

FPGA AXI LED 0:00:05

FPGA AXI LED (Xilinx Vivado + Vitis)

LVM AXI VIP 0:10:22

LVM AXI VIP Introduction

Комментарии
Автор

Hi mam, i started my carrer few days back, you r sharing your experience that helps me alot. thanks a lot

RandomPlayer
Автор

Stacey, Hi! Where a u? I'm starting learning FPGA's and ordered basys 3 Artix 7 for beginning, what do u think I should to know for Junior FPGA fronted developer? Or could u make video about this topics?

ruslan
Автор

Hello. I try to initialize AXI VDMA core from PL using AXI lite interface. In simulation all is ok, but on hardware i have some problem. When I read registers of AXI VDMA there is always 0 in RDATA. All other signals is ok, like in simulation, but RDATA is always 0... Why?

infinitumluxelectronics
Автор

can u give code for ps with axi interface

nagarajuchakali
welcome to shbcf.ru