Creating Custom AXI Slave Interfaces Part 1 (Lesson 6)

preview_player
Показать описание

The Xilinx ZYNQ Training Video-Book, will contain a series of Videos through which we will make the audience familiar with the architecture of the ZYNQ device. Then, we will teach how one can design embedded systems for the ZYNQ using the Vivado environment.
  1. Microelectronic Systems Design Research Group
  2. AXi
  3. Zynq
  4. Xilinx
  5. Mohammad Sadr
  6. Matthias Jung
Рекомендации по теме
Creating Custom AXI 0:30:51

Creating Custom AXI Slave Interfaces Part 1 (Lesson 6)

Creating a custom 0:14:27

Creating a custom AXI-Streaming IP in Vivado

Creating Custom AXI 0:56:15

Creating Custom AXI Slave Interfaces Part 2 (Lesson 6)

Creating Custom AXI 0:23:10

Creating Custom AXI Master Interfaces Part 1 (Lesson 7)

Custom Slave AXI 0:11:36

Custom Slave AXI LITE Interface for Microblaze with Xilinx Vitis P1

CUSTOM AXI STREAM 0:42:11

CUSTOM AXI STREAM IP GENERATION --PART1

Creating Custom AXI 0:26:44

Creating Custom AXI IP on VHDL in VIVADO Design Suit for ZedBoard tutorial from Digitronix Nepal

Creating a custom 0:11:10

Creating a custom AXILite IP in Vivado 2020.1

AXI Stream basics 0:12:11

AXI Stream basics for beginners! A Stream FIFO example in Verilog.

Custom Slave AXI 0:07:59

Custom Slave AXI LITE Interface for Microblaze with Xilinx Vitis P2

The AXI Protocol 0:00:47

The AXI Protocol

Xilinx Zynq PL 0:00:17

Xilinx Zynq PL AXI Slave Peripheral Demo

Implementing AXI in 0:05:14

Implementing AXI in Verilog Part 1: Slave Interface

Creating Custom AXI 0:47:22

Creating Custom AXI Master Interfaces Part 3 (Lesson 7)

AXI Master Register 0:10:09

AXI Master Register AXI Slave tb

Creating Custom AXI 0:53:08

Creating Custom AXI Master Interfaces Part 2 (Lesson 7)

Generating custom AXI4-Stream 0:40:38

Generating custom AXI4-Stream IP core using Xilinx Vivado

How to make 0:08:43

How to make a Custom AXI LED IP | Zynq FPGA series

Creating Custom AXI 0:43:49

Creating Custom AXI Master Interfaces Part 4 (Lesson 7)

Vivado Custom IP 0:26:15

Vivado Custom IP with Memory Mapped I/O

Vivado Tutorial: Turn 0:29:24

Vivado Tutorial: Turn Verilog IP into AXI Module

The AXI Protocol 0:01:38

The AXI Protocol in a multi-master system design

Lab 8 - 0:00:30

Lab 8 - DMA and Custom Stream AXI

Vitis HLS 2020.2 0:05:14

Vitis HLS 2020.2 - Automatic Bus Widening for AXI Interfaces

Комментарии
Автор

Thank you for taking the time to publish this. You presented a couple alternatives which I wasn't aware of that may save me a lot of time.

mariofan
Автор

Que dios te bendiga hermano. Te doy un millon de gracias por tus aportes a la comunidad.
De nuevo, mil gracias.

johnalexandermontoya
Автор

Excellent videos. Thanks very much for putting this out. They really make this involved/complicated process more clear and enjoyable.

pmaskale
Автор

I cant thank you enough for this amazing series

muzfarid
Автор

Thank you for all your hard work!. Can you update the source code link, I get page not found error! Thanks again!!

TareqAlqaisi
Автор

Explanations are very clear. Thnank you

Radioguy
Автор

Hi, why are you not using the "Enable Interrupt" when you create the IP ?

Embedded_Engineering
Автор

i dont understand why adding an ID is different to add an equivalent number of bits to the address channel

jonathanb.
Автор

Brijendra Sharma @IIT Kanpur,
My question is want to boot the Zynq Ultrascale +MPSoC(XCZU9EG-2FFVB1156E) & RFSoC(XCZU28DR-FFVD1156) devices. So i need your help that how we can simulate such booting application on vivado Hlx edition software.
Is there any simulation vedio??
Also in vivado when we create the new project, There is option of ports/ boards. Can we board for simulation for testing Booting. If yes than how we can do this job??
Please help me.

Brijendra Sharma
P Scientist @IIT Kanpur

brijendrasharma