Verilog Interview Questions #verilog #vlsi #semiconductor #digitalelectronics #cmos

preview_player
Показать описание

  1. Semi Design
Рекомендации по теме
Top 10 vlsi 0:00:16

Top 10 vlsi interview questions #vlsi #verilog #digitalelectronics #cmos #vlsidesign #uvm

#vlsi interview questions 0:00:16

#vlsi interview questions for freshers #verilog #uvm #systemverilog #cmos #digitalelectronics

top 50 verilog 0:01:23

top 50 verilog interview questions #verilog #vlsi #semiconductor #systemverilog

Verilog Interview Questions 0:03:12

Verilog Interview Questions | Interview Preparation | VLSI | Maven Silicon

Verilog Quiz Answers 0:12:18

Verilog Quiz Answers (1 - 5) | Verilog Interview Questions & Answers | @vlsiexcellence

Systemverilog Interview questions 0:01:47

Systemverilog Interview questions 30/n #vlsi #education#shorts #designverification #systemverilog

Latest VLSI Interview 0:00:16

Latest VLSI Interview Questions #verilog #systemverilog #uvm #cmos

Verilog Interview Questions 0:20:46

Verilog Interview Questions with Solution | #4 | VLSI POINT

Basics are Very 0:00:13

Basics are Very much important in VLSI Interviews! get verilog refreshed in 1 go. #verilog #sv #uvm

Example Interview Questions 0:20:34

Example Interview Questions for a job in FPGA, VHDL, Verilog

top ten vlsi 0:00:07

top ten vlsi interview questions #vlsi #interview #verilog #cmos #uvm #systemverilog

Verilog Interview Questions 0:00:13

Verilog Interview Questions #verilog #vlsi #semiconductor #digitalelectronics #cmos

Verilog interview questions 0:09:03

Verilog interview questions for freshers | #2 | VLSI POINT

Workshop_Day2 Interview Questions 0:24:35

Workshop_Day2 Interview Questions #digitallogic #vlsitraining #semiconductorindustry #vlsi #verilog

Top Verilog Interview 0:30:28

Top Verilog Interview Questions & Answers | Crack Your VLSI Job Interview! 🚀

Verilog Interview Questions 0:05:33

Verilog Interview Questions vlsi interview discussion on #verilog #vlsi #systemverilog #uvm #cmos

Verilog practice questions 0:16:18

Verilog practice questions for written test and interviews | #1 | VLSI POINT

Most asked Verilog 0:59:05

Most asked Verilog Interview Questions - part2 #vlsi #semiconductor #vlsiprojectcenters #vlsidesign

vlsi interview questions 0:00:24

vlsi interview questions for freshers #verilog #vlsi #semiconductor #vlsidesign #uvm

Systemverilog Interview questions 0:01:00

Systemverilog Interview questions 17/n #vlsi #education#shorts #designverification #semiconductor

latest #vlsi interview 0:00:15

latest #vlsi interview questions #verilog #semiconductor #systemverilog #vlsidesign #uvm #cmos

#vlsi #interviewquestions with 0:00:16

#vlsi #interviewquestions with @SemiDesign #verilog #systemverilog #uvm

#vlsi interview questions 0:00:16

#vlsi interview questions #cmos #digitalelectronics #verilog #systemverilog #vlsiprojectcenters

Verilog Testbench and 0:05:42

Verilog Testbench and interview questions | MCQ on verilog

Комментарии
Автор

here fork and join would run the process in parallel manner so At 20 ns time period data will be reflected in b as 1, while At 30 ns a will latch the data as 1.

jogeshsingh
Автор

Since it need to wait for 10 time units for positive edge of clk, fork block will start execution after 10 time units and then at 30 time units b will be 1 and at 40 time units a will be 1.since there is no value assignment for a and b at negative edge of clock, a will be having value of 1 after 40 time units and b will be having 1 after 30 time units.so altogether a = 0 till 40 time units and a = 1 after that and b = 0 till 30 time units and b = 1 after that.

vijith
Автор

before 20 ns a=0, b=0
At 20ns b=1 a=0
At 30 ns b=1 a=1

MukeshKumar-vhzp
welcome to shbcf.ru