FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109

Показать описание

All the way from project creation to real-world demos. Featuring a custom AMD/Xilinx Spartan 7-based audio processing PCB.

[SUPPORT]

[GIT]

[SOCIAL]

[LINKS]

[TIMESTAMPS]
00:00 Introduction

00:42 Altium Designer Free Trial
01:11 PCBWay
01:43 Hardware Design Course

02:01 System Overview
03:54 Vivado & Previous Video

04:13 Project Creation
05:13 Verilog Module Creation
07:24 (Binary) Counter
08:45 Blinky Verilog

12:03 Testbench
15:39 Simulation

18:26 Integrating IP Blocks

21:01 Constraints
22:39 Block Design HDL Wrapper
23:02 Generate Bitstream

23:22 Program Device (Volatile)
24:10 Blinky Demo

25:03 Program Flash Memory (Non-Volatile)
27:32 Boot from Flash Memory Demo

28:07 Outro

Phil’s Lab

Рекомендации по теме

Комментарии

Note that this is a very basic introduction to give a sense of what steps are involved. I gloss over a few important details (such as synthesis, implementation, ...) for the sake of time, and being able to give a fairly concise overview. What FPGA-based/-related topics would you like to see next?

PhilsLab

Thank you for making these videos. For some reason it's so hard to find good, beginner-level tutorials on FPGAs, and your content has been super helpful. Quite a step up from programming an Arduino!

xntumrfoivrnwf

What I like the most about this series is that it showcases an end-to-end design workflow. It starts with the development of the PCB and also includes demonstrations of HDL design and FPGA configuration ( including constraints and more). Thank you very much! This is pure gold.

lucas_liano

Phill, I'm an EE student going into an FPGA internship, thank you very much for all your awesome videos. One of the best, if not the best engineering channels I've seen so far on Youtube! You're a natural educator :)

IGobzter

Thank you for these new FPGA videos they are very clear and are helping me design my own software defined radio

camk

Thanks so much for the valuable lessons and I appreciate Altium supporting your work :)

MultiPtest

I feel so blessed to see all this...
I have the opportunity to learn all this

rahulsinghmahar

this video taught me more than my full semester lab classes

abhishekpratap

Awesome straight-to-the-point video, very clearly explained, excellent!

DominicClifton

Thank you for taking the time to create such valuable content and for sharing it with the world!

nghiahuunguyen

Hmm. Nice of you to target hardware newbies as well 👍

MuhammadQasimRauf

Hi Phil !

Thanks for all your videos !
I'm an FPGA designer and it's great to see fairly consise and good explanantions of devices that are a bit complex !
I'm really interested in your zettbrett thought... Planning to do my own as a SoM at home ahah (Not an expert in PCB design & layout yet :P)
Cheers !

jmass

This is excellent! Loving the FPGA content.

BDSaints

It would be great to see a video like this but all with open source tools. For example, a design with a Lattice FPGA, Yosys + nextpnr for the gateware toolflow and layout in KiCAD.

kiranshila

Thanks a lot for such a detialed video. I helps me a lot to undertand the basic FPGA flow~

JIeFu-eexk

So many greate video its almost hard for me to catch up. Thank you really love the more "advanced" stuff.

Jonas_Meyer

Very nice job Phil. Looking forward to the next video.

rallymax

your videos are extremely high quality. I wish you all the best :-)

fanshengshi

Great tutorial, thanks for sharing your knowledge

MegaTraxxas

Just curious, why are you masking id's on some of the chips?

mikehibbett

FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109

FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109

How to Create First Xilinx FPGA Project in Vivado? | FPGA Programming | Verilog Tutorials | Nexys 4

Vivado Simulator and Test Bench in Verilog | Xilinx FPGA Programming Tutorials

What's an FPGA?

The best way to start learning Verilog

FPGA design flow #digitaldesign #technology #systemverilog #coding

Xilinx ISE: Design and simulate VERILOG HDL Code

Verilog intro - Road to FPGAs #102

Introduction to FPGA Part 7 - Verilog Testbenches and Simulation | Digi-Key Electronics

FPGA 11 - Verilog Vivado finite-state machine design

FPGA Vision - VHDL Simulation

Introduction to FPGA Part 8 - Memory and Block RAM | Digi-Key Electronics

FFT development on an FPGA - Simulation Design Flow using Quartus and Verilog (no board required).

Verilog simulation using Vivado, FPGA based design using Verilog 3b/5

CPU vs FPGA

Xilinx 7 Series FPGA Deep Dive (2022)

Tutorial: Digital to FPGA 101

Lab 11 M%E | Introduction to FPGA Design Software, Verilog Programming, simulation and hardware

40 - PWM Design in Verilog

Verilog FPGA Design Project - CSGO-fpga edition, BasicFunctionality

Create new project in Vivado | Simulate & implement logic gates on FPGA

Xilinx Vivado to Design NOT, NAND, NOR Gates.

How to Create & Simulate New Project in Xilinx ISE Design Suite

How to use vivado for Beginners | Verilog code | Testbench | Schematic View