Static Timing Analysis(STA) of Digital circuits- Part 1: Combinational circuits

preview_player
Показать описание
Static timing analysis among the combinational digital circuits is discussed in this tutorial. Important questions like why do we need static timing analysis, why the timing should the meet, what is timing diagram, what are delays and what causes them are dealt with in this tutorial. rise time, fall time, propagation delay and contamination delay are discussed. Glitches are also discussed towards the end of the video.

  1. ElectroTuts
  2. contamination delay
  3. static timing analysis tutorial
  4. static timing analysis lecture
  5. static timing analysis basics
  6. what is static timing analysis
Рекомендации по теме
Static Timing Analysis 0:07:35

Static Timing Analysis | STA | Back To Basics

DVD - Lecture 2:01:33

DVD - Lecture 5: Timing (STA)

DVD - Lecture 0:18:18

DVD - Lecture 5c: Static Timing Analysis (STA)

HOLD ANALYSIS | 0:08:31

HOLD ANALYSIS | STA - 5 | Static Timing Analysis | The Rising Edge

INTRODUCTION TO SETUP 0:06:51

INTRODUCTION TO SETUP AND HOLD TIMES | STA-1 | Static Timing Analysis

Static Timing Analysis 0:30:43

Static Timing Analysis (STA)

introduction to static 0:01:55

introduction to static timing analysis | STA | VLSI

Static Timing Analysis(STA) 0:11:46

Static Timing Analysis(STA) of Digital circuits- Part 1: Combinational circuits

Standard Cell Marathon 5:46:04

Standard Cell Marathon : Key Concepts, Classifications, Design and Characterization

Static Timing Analysis 0:06:07

Static Timing Analysis (STA) | critical path | Operating frequency | #VLSI

Mastering Static Timing 1:43:52

Mastering Static Timing Analysis (STA) | In-Depth Marathon Theory Episodes

STA lec1 : 0:04:12

STA lec1 : basics of static timing analysis | static timing analysis tutorial | VLSI

SETUP ANALYSIS | 0:10:22

SETUP ANALYSIS | MAXIMUM CLOCK FREQUENCY | STA - 4 | Static Timing Analysis

Advanced VLSI Design: 0:26:17

Advanced VLSI Design: Static Timing Analysis

METASTABILITY | RESOLUTION 0:07:27

METASTABILITY | RESOLUTION TIME | Static Timing Analysis | The Rising Edge

STA lec39 Latch 0:09:24

STA lec39 Latch Time Borrow | Static Timing Analysis tutorial | VLSI

Advanced VLSI Design: 1:35:30

Advanced VLSI Design: 2023-24 Lecture 5 Static Timing Analysis

WHY SETUP AND 0:09:10

WHY SETUP AND HOLD TIMES EXIST? | STA-2 | Static Timing Analysis

HOLD TIME CAN 0:05:15

HOLD TIME CAN BE NEGATIVE!!! | STA-3 | Static Timing Analysis

Static timing Analysis 0:12:47

Static timing Analysis Interview questions Part1

STA INTERVIEW QUESTION 0:08:07

STA INTERVIEW QUESTION | STA - 6 | Static Timing Analysis | The Rising Edge

STA lec7 clock 0:04:38

STA lec7 clock uncertainity and unateness | static timing analysis tutorial | VLSI

Chapter#01 | Introduction+STA 0:12:42

Chapter#01 | Introduction+STA Timing Paths in Details |Static Timing Analysis(STA)| @vlsiexcellence

Static Timing Analysis 0:10:45

Static Timing Analysis -Addition of Buffer (Part of Online Course)

Комментарии
Автор

I wish I had teachers like you in school! Wonderfully done.

RavikumarSiddharth
Автор

Tq sir I'm searching this topic few days but no 1 can explain like u

niharachakonda
Автор

Thank you for this video! Very clear and straight to the point

juanruiz
Автор

@ElectroTuts please confirm, I am inferring that :
> the minimum time that Y (output) takes to start changing from the point that A(input) first transitions is known as the contamination time
> the maximum time that Y (output) takes from the point that A(input) last transitions to the point that Y (output) becomes stable is called the propogation delay .
I'm drawing this conclusion after watching your playlist upto video 4 .If I'm wrong please correct me

aashishkohli
Автор

Wow this cleared all my doubts! Perfect! Thanks! Please post more videos!

dhruvd
Автор

Very nicely explained!! Helped a lot! :)

rituprasad
Автор

In timing analysis, tcd is minimum and tpd is maximum but do you think output is really inverted
of input after it becomes stable?

prateekgupta
Автор

Thank you very much sir for the explaination! For the hold time part in 20:48, you mentioned hold time is -tpd(I1). But shouldn't we take the delay from CLK to inverter to T1 (say tpd(I0) ) into accout? And the hold time should be tpd(I0)-tpd(I1) ? Looking forward to your reply!

billchan
Автор

Glad ! I found your videos 👏
Thank you

poojav
Автор

You mentioned that change of prime implicant causes glitch. Change of B from 1 to 0 is causing a glitch. Whereas change of B from 0 to 1 doesn't cause a glitch. Could you kindly explain this. Thanks.

abdurrules
Автор

Our teacher doesnt even care if we learned something or not, what he wants is just to finish the lecture.
"i guess not all teachers has capability of teaching"

arjhayfrias
Автор

YOU SAID TPD IS MAXIMUM TIME TAKEN FOR SIGNAL TO BE STABLE, AGAIN YOU ARE SAYING TPD IS MAXIMUM TIME TO CHANGE IRRITAITING

annammadasari
Автор

hey man, thats not contamination delay. Its combinational delay

chandrasamsung