Static Timing Analysis | STA | Back To Basics

preview_player
Показать описание
Static Timing Analysis| STA | Back To Basics

Hello Everyone,
This Video gives a brief introduction of Static Timing Analysis, its advantages over Dynamic Timing Analysis and its limitations.
Do watch it if you are from a VLSI background.

Reference:
Static Timing Analysis for Nanometer Designs, “A Practical Approach” by J. Bhasker & Rakesh Chadha

Some of the other videos are given below:

STA Playlist

Power Dissipation in CMOS Circuits

LATCH-UP IN CMOS CIRCUITS

Find all my videos on Physical Only Cells in the following playlist.

Temperature Inversion

Working of MOSFET

Antenna Effects

#STA #PhysicalDesign #VLSI
  1. Back To Basics
  2. VLSI
  3. Physical Design
  4. IC
  5. IC Design
  6. Back To Basics
Рекомендации по теме
Static Timing Analysis 0:30:43

Static Timing Analysis (STA)

Static Timing Analysis 0:07:35

Static Timing Analysis | STA | Back To Basics

DVD - Lecture 2:01:33

DVD - Lecture 5: Timing (STA)

DVD - Lecture 0:18:18

DVD - Lecture 5c: Static Timing Analysis (STA)

introduction to static 0:01:55

introduction to static timing analysis | STA | VLSI

INTRODUCTION TO SETUP 0:06:51

INTRODUCTION TO SETUP AND HOLD TIMES | STA-1 | Static Timing Analysis

Mastering Static Timing 1:43:52

Mastering Static Timing Analysis (STA) | In-Depth Marathon Theory Episodes

HOLD ANALYSIS | 0:08:31

HOLD ANALYSIS | STA - 5 | Static Timing Analysis | The Rising Edge

STA lec1 : 0:04:12

STA lec1 : basics of static timing analysis | static timing analysis tutorial | VLSI

Static Timing Analysis 0:06:07

Static Timing Analysis (STA) | critical path | Operating frequency | #VLSI

STA lec39 Latch 0:09:24

STA lec39 Latch Time Borrow | Static Timing Analysis tutorial | VLSI

Static Timing Analysis(STA) 0:11:46

Static Timing Analysis(STA) of Digital circuits- Part 1: Combinational circuits

Advanced VLSI Design: 0:26:17

Advanced VLSI Design: Static Timing Analysis

HOLD TIME CAN 0:05:15

HOLD TIME CAN BE NEGATIVE!!! | STA-3 | Static Timing Analysis

sta lec17 Understanding 0:12:35

sta lec17 Understanding timing report part-1 | static timing analysis tutorial | VLSI

WHY SETUP AND 0:09:10

WHY SETUP AND HOLD TIMES EXIST? | STA-2 | Static Timing Analysis

sta lec20 setup/hold 0:05:58

sta lec20 setup/hold timing fixes - part1 | Static Timing Analysis tutorial | VLSI

sta lec30 clock 0:13:49

sta lec30 clock gating checks part-1 | Static Timing Analysis tutorial | VLSI

SETUP ANALYSIS | 0:10:22

SETUP ANALYSIS | MAXIMUM CLOCK FREQUENCY | STA - 4 | Static Timing Analysis

Basic Static Timing 0:22:03

Basic Static Timing Analysis: Timing Checks

METASTABILITY | RESOLUTION 0:07:27

METASTABILITY | RESOLUTION TIME | Static Timing Analysis | The Rising Edge

Static timing Analysis 0:12:47

Static timing Analysis Interview questions Part1

𝐂𝐡𝐚𝐩𝐭𝐞𝐫#10 | 𝐒𝐞𝐭𝐮𝐩 0:25:52

𝐂𝐡𝐚𝐩𝐭𝐞𝐫#10 | 𝐒𝐞𝐭𝐮𝐩 & 𝐇𝐨𝐥𝐝 𝐓𝐢𝐦𝐢𝐧𝐠 𝐄𝐪𝐮𝐚𝐭𝐢𝐨𝐧𝐬 | 𝐒𝐭𝐚𝐭𝐢𝐜 𝐓𝐢𝐦𝐢𝐧𝐠 𝐀𝐧𝐚𝐥𝐲𝐬𝐢𝐬 (𝐒𝐓𝐀) | @vlsiexcellence ✅...

#sta #statictiminganalysis #setup 0:01:01

#sta #statictiminganalysis #setup #hold #vlsi #vlsiexcellence

Комментарии
Автор

Mam ur videos are really helping ur video on setup and hold whether they can be negative or not was asked in my cadence interview keep making videos and make it fast so that you can cover lot of topics thanks for ur work

dotpiece
Автор

Thanks for great lecture, But I have a query about STA. May you can answer my quick question, How to fix the problem at Static Timing Analysis at Four categories of timing paths 1.Register to Register (reg2 reg) 2 Register to Output (reg2 out) 3 Input to Register (in2 reg) 4 Input to Output (in2 out) ?

carterlee
Автор

Nice explanation expecting more videos

nagenderpatelnaine
Автор

in last slide it says sta not suitable for asynchronous circuits. But a seperate research area exist "STA for asynchronous circuits"

chandrasamsung