IC Design & Manufacturing Process : Beginners Overview to VLSI

Join our channel to access 12+ paid courses in RTL Coding, Verification, UVM, Assertions & Coverage

A simplified description of Complete process of IC Design and Manufacturing.
Links to useful systemverilog free tutorials and courses are below at the end of description.

When anybody start learning a hardware description language such as Systemverilog or VHDL, the most common problem they could face is, in ‘connecting’ what they write in their program to the actual ‘circuit’ that get produced in the Silicon. This is a course designed to simplify this problem by connecting together the pieces of information scattered throughout RTL design, functional verification, synthesis, physical design and manufacturing in VLSI technology.

This is not teaching any specific hardware description language, or anything related to coding in an HDL.

Links to useful SV free tutorials and courses:

7. Complete Udemy Systemverilog TB Courses for Free

[jeromebarry]

I did "physical design" for many years. In one case, my LVS simply would not match. I examined the engineers RTL and found the reason. After I and the EDA engineer explained the error to the design engineer, the designer fixed his RTL, recreated his schematic, and my layout matched him perfectly. That was the sort of complex subtlety that an extraordinarily good layout designer brings to a design team.

[shrpdrts]

This was brilliant, exactly what is needed to get an idea why you need to learn the details. Very good start.

[ravikarnad]

Excellent course, trained in a simple understandable language with illustrations. A must for all Electrical and Electronics Engineers. Well done!

[md.adibibneyousuf]

Very well-versed tutorial for IC design process and manufacturing. Much appreciated. Highly recommended for new learners.

[廖梅花-sj]

This video is very helpful for the verification engineer to understand the whole picture of the IC industry. Thank you and thank Systemverilog Academy!

[RaghunathIyer]

I found this video provided the right level of information to educate engineers in other domains, what goes into VLSI design front/back-end.

[satadrudas]

This was a brilliant video to give a perfect overview to a newbie.

[karimedx]

a really good introduction to IC production workflow, tools and practices .... thank for sharing

[jyotidoifode]

First ever video I found which gives the overview of the complete process...great work!!!👍

[sijomathew]

Why not start with verilog and then move to System verilog ?
This is one of the best explanations i have seen.

[SureshBabu-lkcm]

Sir now I want to learn design circuits and chips . But you're video clear indepth explanation " simple and systematic way" .
Clear all my "doubts and fear" of the course.
Video voice nice . Thanks a lot

[hariprasanth]

Thank you so much for this overview. Now I have more clarity when someone speaks of the Front end, RTL design, and back end physical design.

[lygiahuy]

very detailed even though I'm too young to deal with this so I'm not really understanding all it. it's like a sky of knowledge

[Mnerd]

Looks professional for such a computer engineering high undergraduate course. I was just curious about VLSI design. Also, I am a computer science undergraduate student but then today I realize I'm a gonna switch to computer engineering student. I sub you. Very good computer science/ computer engineering/ electrical engineering channel.

[varshini]

Amazing video and brilliant explanation. Provides a full picture of the IC manufacturing process.

[ngochuy]

wow... this is what I need. Incredible explanation.

[sheilasong]

Very good summarize and very helpful to get basic understand of silicon design phases.

[shankarnathmajumder]

Simply just Remarkable, lot of Thanks...! 🙂

👍🏼👍🏼👍🏼👍🏼👍🏼

[Dks-]

9:10 디지털회로 > FF> Logic gates(and, or, nand, , , ) > 트랜지스터
즉 디지털회로는 수십수백억의 T로 이뤄지기 때문에, T레벨에서 설계하면 설계 속도가 너무 느림
T레벨의 정보를 감추기위해 더 상위레벨인 Register 레벨에서 설계하는 RTL 을 HDL을 이용해서 수행함

[hajirakhatoon]

Very very very nice video, cleared all my doubts. Thank you