PD Lec 32 - Placement of std cells | VLSI | Physical Design

preview_player
Показать описание
#vlsi #academy #physical #design #VLSI #semiconductor #vlsidesign #vlsijobs #semiconductorjobs #electronics #BITS #qualcomm #netlist #lef #lib #floorplan #icc2 #synopsys
This is a 32nd video on Placement in Design in VLSI spectrum.
Please ask your doubts in comments.
PD Lecture series playlist:

Here's a link for Full STA series [till advanced level]:
  1. VLSI Academy
  2. nptel
  3. python
  4. perl
  5. tcl
  6. scripting
Рекомендации по теме
PD Lec 32 0:05:20

PD Lec 32 - Placement of std cells | VLSI | Physical Design

PD Lec 33 0:06:23

PD Lec 33 - Placement and Optimization | VLSI | Physical Design

PD Lec 31 0:06:15

PD Lec 31 - Introduction to Placement | VLSI | Physical Design

PD Lec 29 0:08:44

PD Lec 29 - Cell Orientation and Flipping | Placement | VLSI | Physical Design

PD Lec 34 0:07:34

PD Lec 34 - place-opt understanding | VLSI | Physical Design

Dehumidifier for Basement 0:02:50

Dehumidifier for Basement or laundry room - What you should know.

Lec 32 Power 0:31:36

Lec 32 Power optimization

PD Lec 37 0:05:04

PD Lec 37 - Pin Density of std cells | VLSI | Physical Design

PD Lec 38 0:05:42

PD Lec 38 - Global Route Congestion | VLSI | Physical Design

PD Lec 21- 0:08:48

PD Lec 21- Macro Placement Guidelines Floor-planning [part-7] | VLSI | Physical Design

PD Lec 22- 0:06:32

PD Lec 22- Blockages and Keep-out Margin | Floor-planning | VLSI | Physical Design

HOW TO BECOME 0:03:29

HOW TO BECOME A COP - The Polygraph - Police Hiring Process

PD Lec 20- 0:05:21

PD Lec 20- Macro Channel Spacing Estimation & Floor-planning [part-6] | VLSI | Physical Design

PD Lec 26 0:04:58

PD Lec 26 - Sanity Checks -1 | Floor-planning | VLSI | Physical Design

Lec 32 0:36:05

Lec 32

Mod-10 Lec-32 Introduction 0:56:15

Mod-10 Lec-32 Introduction to Machine-Independent Optimizations - 2

Hardware Demo of 0:02:58

Hardware Demo of a Digital PID Controller

PD Lec 41 0:05:43

PD Lec 41 - Tie Cell | tie low| tie high | VLSI | Physical Design

Lec 32: A 0:43:57

Lec 32: A quick tour of stability analysis #CH27SP #swayamprabha

Lec 32: Nonlinear 0:52:48

Lec 32: Nonlinear MIMO PID Pole Placement

This chapter closes 0:00:16

This chapter closes now, for the next one to begin. 🥂✨.#iitbombay #convocation

PD Lec 57 0:06:21

PD Lec 57 Clock Gate Enable Checks | CGC Paths | CTS | VLSI | Physical Design

Understanding Pancreatitis 0:12:54

Understanding Pancreatitis

PD Lec 56 0:10:57

PD Lec 56 Clock Gating Checks | CGC Paths | CTS | VLSI | Physical Design

Комментарии
Автор

In congestion driven placement, cells are spread away in order to reduce the congestion. Means it will require more area than normal(without congestion driven) placement. Then how it is prefered when area is less? Where am I wrong?

pratikpawar
Автор

How do we know whether design is time driven or congestion driven?

rnareendra
Автор

Good explanation sir👏👏.
sir Are you having any standard cell library with you which includes AOI and OAI gates. Can you please send me sir.. Please.

-ds-nagamanicholleti
Автор

All your videos are very use full and well explained. Thanks for the effort sir

pvignesh