PD Lec 26 - Sanity Checks -1 | Floor-planning | VLSI | Physical Design

preview_player
Показать описание
#vlsi #academy #physical #design #VLSI #semiconductor #vlsidesign #vlsijobs #semiconductorjobs #electronics #BITS #qualcomm #netlist #lef #lib #floorplan #icc2 #synopsys
This is a 26th video on sanity checks in Floorplan in VLSI.
In this video, we discuss about different sanity checks in floorplanning in design.

PD Lecture series playlist:

Here's a link for Full STA series [till advanced level]:

Рекомендации по теме
Комментарии
Автор

4:04 should be XOR gate for the outputs to toggle

piyushmohapatra
Автор

There's a mistake at the combinational feedback part (around 4:30). The gate should be XOR for the output to oscillate, and not XNOR.

doxdorian
Автор

Combinational feedback means loop right?

japeshsingla
Автор

When do we do these sanity checks, after floorplanning stage, in the form of post-floorplan checks?

zunaid
Автор

are these sanity checks are after floorplan(before placement

bhaskarp
Автор

How we check in practical of sanity checks

prakashbadhavath
Автор

Sir can you please tell how can we do in practical

lavanyakamsala
Автор

because of floating input pins how high dynamic power consumption will

bhaskarp
join shbcf.ru