SystemVerilog Tutorial in 5 Minutes - 03 Numerical Variables

preview_player
Показать описание
00:00 Intro
00:09 reg, wire, logic, bit, byte, shortint, int, longint, integer
01:22 Example - 2 states variable vs 4-states variable
02:30 Example - Signed number vs unsigned number
02:56 Example - Counter with signed number
03:46 typedef
  1. Open Logic
Рекомендации по теме
SystemVerilog Tutorial in 0:04:39

SystemVerilog Tutorial in 5 Minutes - 12 Class Basic

SystemVerilog Tutorial in 0:04:59

SystemVerilog Tutorial in 5 Minutes - 01 Introduction

SystemVerilog Tutorial in 0:04:20

SystemVerilog Tutorial in 5 Minutes 20 - Package

SystemVerilog Tutorial in 0:04:53

SystemVerilog Tutorial in 5 Minutes - 17 Assertion and Property

SystemVerilog Tutorial in 0:05:01

SystemVerilog Tutorial in 5 Minutes - 02 Hardware and Signal

SystemVerilog Tutorial in 0:04:51

SystemVerilog Tutorial in 5 Minutes - 16 Program & Scheduling Semantics

SystemVerilog Tutorial in 0:04:39

SystemVerilog Tutorial in 5 Minutes - 01a Hello World

SystemVerilog Tutorial in 0:04:40

SystemVerilog Tutorial in 5 Minutes - 11 Events

SystemVerilog Tutorial in 0:04:57

SystemVerilog Tutorial in 5 Minutes - 03 Numerical Variables

SystemVerilog Tutorial in 0:04:47

SystemVerilog Tutorial in 5 Minutes - 13a coverpoint bins

All About Systemverilog 0:06:55

All About Systemverilog in 5 Minutes: A summary of LRM & Features

SystemVerilog Tutorial in 0:04:31

SystemVerilog Tutorial in 5 Minutes 16a - Non Blocking Assignment

SystemVerilog Tutorial in 0:04:43

SystemVerilog Tutorial in 5 Minutes - 15 virtual interface

SystemVerilog Tutorial in 0:04:50

SystemVerilog Tutorial in 5 Minutes - 08 Variable Size Array

SystemVerilog Tutorial in 0:04:40

SystemVerilog Tutorial in 5 Minutes - 14 interface

SystemVerilog Tutorial in 0:04:46

SystemVerilog Tutorial in 5 Minutes - 05 String

SystemVerilog Tutorial in 0:05:00

SystemVerilog Tutorial in 5 Minutes - 06 Structure

SystemVerilog Tutorial in 0:04:57

SystemVerilog Tutorial in 5 Minutes - 13 covergroup and coverpoint

SystemVerilog Tutorial in 0:04:45

SystemVerilog Tutorial in 5 Minutes - 09 Function and Task

SystemVerilog Tutorial in 0:04:50

SystemVerilog Tutorial in 5 Minutes - 04 Enumeration

SystemVerilog Tutorial in 0:04:58

SystemVerilog Tutorial in 5 Minutes - 09a Function / Task Argument

SystemVerilog Tutorial in 0:05:01

SystemVerilog Tutorial in 5 Minutes - 17a Concurrent Assertions

SystemVerilog Tutorial in 0:04:56

SystemVerilog Tutorial in 5 Minutes 19 - Compiler Directives

SystemVerilog Tutorial in 0:05:00

SystemVerilog Tutorial in 5 Minutes - 12b Class Pointer

Комментарии
Автор

After trying with different numbers, I went back to the original and it gave me the correct result!

[2025-01-03 21:11:04 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
The two are equal
Done

I don't actually know what went wrong.
Thank you.




Edited:
Just realized that I used 225 instead of 255. That's my problem.

abubakaraliyuabba
join shbcf.ru