VLSI ARCHITECTURE OF CLOSE PATH LOGIC FOR THE DUAL PATH FUSED FLOATING POINT ADD SUBTRACT UNIT

preview_player
Показать описание
DESIGN DETAILS
This design is based on improved architectures for a fused floating-point add–subtract unit. The fused floating-point add–subtract unit is useful for digital signal processing (DSP) applications such as fast Fourier transform (FFT) and discrete cosine transform (DCT) butterfly operations. To improve the performance of the fused floating-point, add–subtract unit, close path logic for the dual-path is employed. The simulation is carried out using Modelsim software and Xilinx ISE is used for Synthesis.

REFERENCES
Reference Paper-1: Improved Architectures for a Fused Floating-Point Add-Subtract Unit
Author’s Name: Jongwook Sohn, and Earl E. Swartzlander
Source: IEEE
Year: 2012

Request source code for academic purpose, fill REQUEST FORM below,

You may also contact +91 7904568456 by WhatsApp Chat, for paid services.
We are now available on Telegram and Signal messenger.

Visit Our Social Media
Рекомендации по теме