How to Deploy Frame-Based Models to FPGA/ASIC Using HDL Coder

Learn how the frame-to-sample optimization in HDL Coder™ can help you transform your frame-based algorithms into optimized FPGA streaming designs. When you use this optimization, HDL Coder handles the conversion from frame to samples and creates the necessary logic for handling the streamed data, allowing you to concentrate on the design of your algorithm.

See how you can use the IP core generation workflow to map frame ports to AXI4-Stream interfaces without the need for extra modeling steps and how to test the FPGA streaming design with live frame data from the MATLAB® command line.

--------------------------------------------------------------------------------------------------------

© 2022 The MathWorks, Inc. MATLAB and Simulink are registered trademarks of The MathWorks, Inc.