filmov
tv
Learn VERILOG for VLSI Placements for FREE | whyRD

Показать описание
This video resources :
_____________________________________________________
Bonus Resource:
_____________________________________________________________________
Watch Next:
___________________________________________________________________
You need just 30 days to learn the language of VLSI design, a must for all front-end digital profile jobs and also a must-know domain for all VLSI engineers.
About myself: Hi, I am Rajdeep Mazumder, I did my MTech from IIT Delhi in Radiofrequency design and technology. Presently I am working as a hardware engineer with Intel. I am an engineering enthusiast and daily meditator and want to build hardcore engineering teaching as my profession.
follow me on
_________________________________
Time Stamps
00:00. Is 30 days enough for Verilog ?
00:39 Video contents
01:21 Why Verilog is different?
02:10 Day 1-5 Revision
04:45 What does learning Verilog mean?
05:52 Day 6-16 Verilog Learning Resources
07:04 Day 17-30 Practise Verilog (with Demo)
13:50 Previous year VLSI Interview Questions
14:57 Bonus Resources
Disclaimer: All the views and information shared in this video are as of my best knowledge but please counter-verify all information again. Here I am representing myself only. All the Guest have their own responsibility for any view taken forward on this platform. I made all my effort to share only the information which is already publicly available. No confidential information is being shared.
#whyRD #VLSI #verilog
Комментарии