Avnet Mario Bergeron reVISION demo

preview_player
Показать описание
Avnet's Mario Bergeron describes his reVISION demo combining visible and IR thermal images on a Zynq-based PicoZed dev kit at the Embedded Vision Summit in Santa Clara, CA. He developed this demo using the new Xilinx reVISION stack with SDSoC and Vivado HLS.
  1. Steven Leibson
  2. video
  3. vision
  4. Zynq
Рекомендации по теме
Avnet Mario Bergeron 0:05:31

Avnet Mario Bergeron reVISION demo

Avnet's Mario Bergeron 0:02:13

Avnet's Mario Bergeron Discusses System-level Design with FPGA-based SoCs (Preview)

Avnet Demonstration of 0:04:12

Avnet Demonstration of Sensor Fusion Acceleration Using the Xilinx reVISION Stack

Avnet Electronics Demonstration 0:02:12

Avnet Electronics Demonstration of Face Analytics

Avnet Embedded Vision 0:02:42

Avnet Embedded Vision Development Kit Demo at Embedded Vision Summit 2015

Machine Learning Demo 0:01:23

Machine Learning Demo at SC17

Tech Tip 0:05:13

Tech Tip Transceiver Tools 102: We have an IBERT bit stream, now what?

Rediscover Embedded Vision 0:03:01

Rediscover Embedded Vision with the Xilinx reVISION Stack

Aldec TySOM-2A Face 0:00:42

Aldec TySOM-2A Face Detection Demo

Supply Chain Services 0:02:34

Supply Chain Services Capabilities

Small Business, Big 0:03:42

Small Business, Big Mission - How Avnet and TE Connectivity Brought Hanhaa's Product to Life

Design Services Capabilities 0:02:49

Design Services Capabilities

'reVISION Part-2 Advantage 0:02:50

'reVISION Part-2 Advantage of FPGA with Machine Learning'

Interview with Avnet 0:06:09

Interview with Avnet on the Xilinx 96Boards Ultra96 | Linaro Connect HKG18

Kevin Keryk on 0:52:42

Kevin Keryk on new AI ARM + FPGA | Vitis | Avnet | PetaLinux | Ultra96 | Linux-xlnx | Zynq | ACAP

'reVISION Part-1 What 0:02:58

'reVISION Part-1 What is Machine Learning?'

Xilinx Demonstration of 0:02:10

Xilinx Demonstration of Its SDSoC Tool Chain

Xilinx Demonstration of 0:01:23

Xilinx Demonstration of SDSoC Development Environment

SDSoC Part 154 0:03:21

SDSoC Part 154

TSN Slot Cars 0:02:02

TSN Slot Cars at NI Week

Custom IP Upload 0:03:07

Custom IP Upload to Zedboard Revision D in QSPI JTAG Mode via Xilinx VIVADO SDK

SDSoC BORA and 0:07:02

SDSoC BORA and BORA_LCD platforms

Sundance at the 0:00:54

Sundance at the HiPEAC conference 2016.

Caroline Chopinaud - 0:01:17

Caroline Chopinaud - Craft AI