How to implement a 4bit Gray Encoder and Decoder using Verilog and Modelsim

Design a 4bit Gray Encoder and Decoder using the Verilog dataflow design style. The designs are synthesizable for FPGA and ASIC. The video also contains a testbench simulated using Modelsim Intel FPGA Edition.