How to implement a 4bit Gray Counter using Verilog and Modelsim

Let's design a 4bit Gray Counter for FPGA using the Verilog hardware description language!
The design is synthesizable for FPGA and ASIC.

The video also contains a testbench simulated using Modelsim Intel FPGA Edition (FREE).

#verilogproject #verilogtutorials #modelsim #verilogdesign #verilogtestbench