Basic Static Timing Analysis: Setting Timing Constraints

preview_player
Показать описание
- Set design-level constraints ​
- Set environmental constraints ​
- Set the wire-load models for net delay calculation ​
- Constrain a clock for slew, latency, and uncertainty ​
- Analyze a timing report for clock latency ​
- Set the generated, gated, and virtual clocks in a design ​
- Set the input and output constraints relative to the clock​
- Set multicycle paths ​
- Identify and set false paths ​
- Disable timing arcs ​
- Apply case analysis ​
- Constrain paths by setting delay limits

To read more about the course, please go to:

Find more great content from Cadence:

Connect with Cadence:

About Cadence
Рекомендации по теме
Комментарии
Автор

Thank you for sharing the tutorial. The content is really helpful!

rejoymathews
Автор

Why give the same clock name to three different clock pins? It's around time stamp 13:30

mdesm
Автор

while explaining "setting wire load mode: Segmented" slide, I didn't get what is 4000 units, 1000 units model. Is it wire length?

syedahmed