Все публикации

0:16:02

Espresso and Electronics - 10X Better Bug Detection with SimAI

0:06:15

Spectre Language Command

0:02:18

What Is Logic Equivalence Checking in VLSI Design

0:00:40

Espresso and Electronics – Quick Sips of EDA Wisdom

0:04:06

Cadence Subsystem IP for PCIe 6.0 and CXL 3.0

0:04:22

Cadence Showcases World's First 128GT/s PCIe 7.0 IP Over Optics

0:02:51

Cadence Demonstration of Time-of-Flight Decoding on the Tensilica Vision Q7 DSP

0:05:32

Mastering the Basics Essential Editing Tips for an OrCAD X Capture Project

0:04:47

How to run the online and Batch Design Rule Checks DRCs in OrCAD X Capture Schematic

0:04:13

What is Hierarchical Design and How to Synchronize a Hierarchical Block in OrCAD X Capture Schematic

0:03:44

Different Techniques for Connecting Wires in the OrCAD X Capture Schematic

0:07:48

How to Modify DesignTrue DFM Templates and Add DFM Values to the Constraint Manager

0:06:38

How to Identify Missing Soldermask and Pastemask in Padstacks using Allegro X DesignTrue DFM

0:00:46

The more you know, the faster you go. Accelerated Learning

0:00:38

Cadence Raises the LGBTQIA+ Pride Flag!

0:01:35

What is Digital Verification

0:03:21

Hierarchy in EM Extraction in Cadence AWR Microwave Office

0:03:45

How to Setup Symbol Representation and Control the Visibility of Symbols in 3D Canvas

0:02:44

How to Crossprobe and Highlight Between PCB Editor and 3D Canvas

0:26:48

embedded world 2024: Using Low-Power DSPs for In-Cabin Sensing

0:02:51

Quantus I-DSPF Output Demo Series: Episode 3 (In-Context Probing)

0:05:47

Viewing Spectre Documentation in Doc Assistant

0:01:10

What Is MBIST

0:01:20

At speed testing with OPCG Solution