VLSI - Lecture 4: Design Metrics

Показать описание

Bar-Ilan University 83-313: Digital Integrated Circuits
This is Lecture 4 of the Digital Integrated Circuits (VLSI) course at Bar-Ilan University. In this course, I cover VLSI circuit design, starting with the technology and through the design of complex digital circuits, such as multipliers and memory blocks.

Lecture 4 provides a short overview of design abstraction and metrics for evaluating digital circuits.

Lecture slides can be found on the EnICS Labs web site at:

All rights reserved:
Prof. Adam Teman
Emerging nanoscaled Integrated Circuits and Systems (EnICS) Labs
Faculty of Engineering, Bar-Ilan University

Рекомендации по теме

Комментарии

Corrections and Errata:
@31:10, I say that 450mm is 15" - that should be 18", of course! (Thanks to @awuesiak)

AdiTeman

Great lecture, but one question about wafer sizes: shouldn't 450mm wafer be equivalent to 18 inches, not 15 inches?

awuesiak

hi adi, to your attention, this lecture is founded twice in the play list.
thank you for the content it is excellent !

netanellalazar

Hey Professor, can you give a brief description on the sealring, scribe and die per reticle?

babaktorabi

VLSI - Lecture 4: Design Metrics

VLSI - Lecture 4: Design Metrics

VLSI - Kahoot for Lecture 4: Design Metrics

VLSI Lecture 4

PD Lec 4 - CMOS Basics part-3 | Tutorial | VLSI | Physical Design

Testability of VLSI Lecture 4: Logic Simulation

Full Course on VLSI Design- Lecture 4

PD Lec 6 - CMOS basics part 4 | Tutorial | VLSI | Physical Design

VLSI Design: Lecture (4)

VLSI Lecture 4: MOS Structure

VLSI Design (Lecture 4)

SDC file | Synopsys Design Constraints file | various files in VLSI Design | session-4

VLSI - Kahoot for Lecture 3 - part 4: Leakage

Lecture 4 | Hand Written Notes | VLSI Design Flow:RTL to GDS | NPTEL @HanumansView

Testability of VLSI Lecture 11: Design for Testability

Lecture#4 Multiplexer design using DSCH (VLSI Design)

[ECE 314s] VLSI Design - Lecture (4) - Dr. Diaa Eldin Khalil - Spring 24

Lecture 4: MOSFET Operation | MOS VLSI Design | Dr. Ambika Prasad Shah | IIT Jammu

Low Power VLSI Design-Video Lecture4: IC Fabrication Technology

VLSI Design [ Module 04- Lecture 13 ] VLSI Testing: Introduction to Digital VLSI Testing

IIT Bombay Lecture Hall | IIT Bombay Motivation | #shorts #ytshorts #iit

VLSI Design [Module 04 - Lecture 17] VLSI Testing: Optimization Techniques for Testability

VLSI Design [Module 04 - Lecture 16] VLSI Testing: Optimization Techniques for ATPG [Part II]

VLSI Design [Module 01 - Lecture 04] High Level Synthesis: Impact of Coding Style on HLS Results

VLSI - Lecture 9b: Row Decoder Design