Using AXI DMA in Vivado

Показать описание

How to use the AXI DMA in Vivado to transfer data from the FPGA fabric into the DDR memory and the other way around

FPGA Developer

Рекомендации по теме

Комментарии

I was using this with an Ultra96. When I started with an Interconnect and a BRAM generator/controller and then the DMA, it didnt work properly. Your approach (order) helped me skip what I think is a lot of tuning on the AXI interconnect. Thanks for this! I am very new to the program

Q_

Excellent tutorial! I'm using the 2021.2 versions of Vivado and Vitis but almost everything you described was still relevant and the scatter-gather DMA polled and interrupt examples both worked on the first try. Huge thanks for helping out those of us trying to learn this stuff.

DrewCottrell

Thumbs up! Subscribed! Thank you for making this. One suggestion is to minimize the TCL Console and Flow Navigator so that the Block Design is larger and easier to see without scrolling.

BoneohSanitarium

In this example using the driver seems much more difficult code to read. Why not stick to access with pointers as you did at the beginning?

spiffyrarepilot

keep up with your excellent tutorials!!

Jonathan-ruzl

if i want to send my own data? which axi interface should i connect my own RTL port to in the block design?

jacobdrotz

If I want to debug my ip in block diagram, how can I simulate this block diagram to view waveform?

anhovan

Hi, thank you very much for this great tutorial. Can we use these example codes in petalinux application or are there any petalinux DMA drivers for this purpose?

ozgunaydn

Hi,
Iam using two axi dma channels separately connected to the two pl ddr4, i want to start both axidma at a time, how to do?any suggestion...?

vijaydattu

Hello, what data is actually being sent and read in this example?
Can this data be user defined as well ? If yes how do we go about it

jateenrathod

Hi, excellent tutorial. Thank you very much. I enter to download the sources but i can't find the xaxidma_example_simple_itrc, only the polling example, can you upload it to git?

juanpabloinigo

I just noticed that all your videos are from last couple of months. I am sure have seen your videos from few years ago. What happened, did your old channel got hacked or something?

RenzymEducation

Hello, your tutorial is good but it doesn't work for me, I did exactly the same, my bitstream generation was a success but with 132 warnings..I'm using the 2020.2 version and in SDK when I tried to run the application I'd an error, the tool said it cannot find the the ARM device and even in VIVADO when I tried to program the device I had this error [Labtools 27-3165] End of startup status: LOW all I know, it's that it's about voltage and the DONE pin register that does not have the good value...it's low instead to be high... I've already searched in the Xilinx forums but no real answer to this problem.. :(

igorzeh

Using AXI DMA in Vivado

Using AXI DMA in Vivado

AXI DMA of Zynq Processor in VIVADO 2018.2-Project Tutorial.

Creating a custom AXI-Streaming IP in Vivado

ZYNQ Training - Lesson 10 Part I - Using AXI DMA In Scatter-Gather Mode

FPGA 30 - Zynq SoC FPGA Direct Memory Access (DMA) between PS DDR memory and PL AXI4-Stream FIFO

Using Debugging System ILA with AXIS DMA and FIFO

Introduction to Direct Memory Access (DMA)

FPGA 31 - Zynq SoC FPGA Data acquisition to SD card (Acquisition / DMA and record to SD card)

XADC Streaming using DMA in Vivado

Vivado Tutorial: Turn Verilog IP into AXI Module

DMA basic example

Zynq overview, Using AXI DMA in Vivado, Digital System Design 2018 Lec 7/30 [Urdu/Hindi]

FPGA_AXI DMA of Zynq Processor in VIVADO

AXI DMA in Scatter Gather Mode | Xilinx SoC based FPGA

ZYNQ Training - session 09 - part IV - Transfer Data from PL to PS using AXI DMA

Lab 8 - DMA and Custom Stream AXI

PYNQ AXI DMA Example

Video DMA (VDMA) Configuration with Xilinx VIVADO & Zynq FPGA

IIITD AELD Lab11_P1: AXI DMA Scatter Gather Mode and Comparison with AXI Simple DMA #vivado #HLS

FPGA SoC Zynq 7000 (lesson 11): AXI DMA in Scatter Gather Mode

Zynq Part 3: Combining my own HDL with the Vivado block diagram!

AXI Multi-Channel DMA (with Scatter-Gather) and Linux kernel level driver development for it

FPGA Dev Live Stream: AXI DMA Interface

Generating custom AXI4-Stream IP core using Xilinx Vivado