UVM Static and Dynamic Drain Times

preview_player
Показать описание
​This Training Byte shows you how to set static and dynamic drain time for a UVM simulation. We show you how to use set_drain_time for static and implement the all_dropped task for dynamic drain time. We also explain the counter-intuitive execution order of multiple all_dropped implementations and issues with the UVM1.2 objection propagation mode. We also show how to use drain time with run-time subphases.

To read more about the course, please go to:

Find more great content from Cadence:


Connect with Cadence:

About Cadence
  1. Cadence Design Systems
  2. cdns
  3. howto
  4. cadenceEducation
  5. cadenceTraining
  6. trainingBytes
Рекомендации по теме
UVM Static and 0:07:18

UVM Static and Dynamic Drain Times

Local Constraint Modifer 0:05:04

Local Constraint Modifer in SystemVerilog and UVM

UVM Phase Callbacks 0:11:13

UVM Phase Callbacks and Hook Methods

UVM Command Line 0:04:50

UVM Command Line Configuration Control

Simple Customization of 0:03:33

Simple Customization of UVM print With Printer Policies

Controlling UVM with 0:05:51

Controlling UVM with Custom Command Line Arguments

UVM Memory Manager 0:09:14

UVM Memory Manager

UVM Simplified (#10 0:12:24

UVM Simplified (#10 UVM Interface and Connections)

UVM SV Basics 0:02:51

UVM SV Basics 2 DUT Example

UVM Reports 1: 0:17:16

UVM Reports 1: Basics

UVM SV Basics 0:03:57

UVM SV Basics 22 Phases

UVM Now or 0:19:21

UVM Now or Never?

Top Five Things 0:09:29

Top Five Things that Break with UVM-IEEE (and how to fix them)

UVM Reports 4: 0:08:36

UVM Reports 4: Action

UVM Questions: What 0:08:42

UVM Questions: What is the difference between UVM create and new() , UVM object and component?

This video shows 0:21:15

This video shows how various UVM phases run on atssim simulator

UVM Interrupts 2: 0:09:21

UVM Interrupts 2: Priority Concurrent Sequences

Easier UVM - 0:17:12

Easier UVM - Scoreboards

Chapter 11: UVM 0:09:41

Chapter 11: UVM Tests

Creating an Array 0:06:33

Creating an Array of UVCs in UVM

#lowpower #cmos #circuits 0:01:01

#lowpower #cmos #circuits #optimizationtechniques #dynamicpower #vlsidesign #semiconductor#interview

3.11. Why CMOS 0:14:37

3.11. Why CMOS works

What is a 0:06:17

What is a virtual sequencer/sequence? What is the difference between a virtual sequencer/sequence?

Whiteboard Wednesdays – 0:04:03

Whiteboard Wednesdays – What is Happening at the USB IF Standards Meetings?

visit shbcf.ru