Introduction to HDL | What is HDL? | #1 | Verilog in English

preview_player
Показать описание

#vlsipoint #verilog #HDL #verilog_vs_c #RTL #verilog_in_english
#complete_verilog_course

In computer engineering, a hardware description language (HDL) is a specialized computer language used to describe the structure and behavior of electronic circuits, and most commonly, digital logic circuits.

A hardware description language enables a precise, formal description of an electronic circuit that allows for the automated analysis and simulation of an electronic circuit. It also allows for the synthesis of an HDL description into a netlist (a specification of physical electronic components and how they are connected together), which can then be placed and routed to produce the set of masks used to create an integrated circuit.

Reference- verilog HDL : A Guide to Digital Design and Synthesis
By Samir palnitkar
Рекомендации по теме
Комментарии
Автор

Mam, I think your course is the best one that was available on youtube ...Thank you very much mam 😍🥰🥰

uudsovy
Автор

Very nice lecture mam. Easy to understand 🙂.
Mam could you please provide Note of your classes please.

keeplearning
Автор

Hello Ma'am!!
Please can you make a series on VHDL Language too!?

kingwon
Автор

Please do system verilog and UVM videos also

saivineeth
Автор

nice session but we need to explain some more deep mam thank you have a nice session

kaipubrahmareddy
Автор

hi can u please tell basic Verilog interview questions

nbtyagibookpoint
Автор

Mam i wana prepare for RTL please make complete roadmap of free resources, are these lectures of varilog is enough .

raaz.pi
Автор

I've been finding a "complete" VHDL

zjzknuc
Автор

0:31 hi madam, I am poor in syntax and don't know how to use code based on problems so please guide me madam

kumarntr
Автор

Ma'am can you please share a similar video for SV as well..

arunsatpathy
Автор

I want to designing and simulation about these course plz tell me

brajrajput
Автор

Mam thanks for your video. Let me know vlsi companies prefer either verilog or vhdl codings for front end design

sindhujavelayutham
Автор

Hii mam now I am subscribed your channel

mounikadasetti
Автор

mam, which is the best ide for verilog??

shobhitgupta
Автор

im having trouble with xilnix can i have some help with that

rithishkumar
Автор

Hi, I'm venu
I recently completed VLSI PD_BACKEND course using TCL scripting language.so if VERILOG is use for me?....

Sanjay_Sahu
Автор

VLSI and embedded Systems Carrer Ela untadhi mama

MONEY_MAN_
Автор

What’s the telegram link ?, kindly share

adewumitoyyib
Автор

Mam verilog HDL and verilog both are same?

yashaswinikr
Автор

i want joining this coaching plz give me any contact

brajrajput