CMOS Logic Gates Explained | Logic Gate Implementation using CMOS logic

preview_player
Показать описание
In this video, the CMOS logic gates are explained. By watching this video, you will learn how to implement different logic gates using CMOS logic gate.
CMOS stands for Complementary Metal Oxide Semiconductor. The CMOS logic gate consist of complementary pair of NMOS and PMOS transistors. The NMOS transistors are used in the pull-down network and PMOS transistors are used in the pull-up network.

In the video, it is also explained that , why PMOS transistors are used in pull-up network and NMOS transistors are used in pull-down network. And at the later part of the video, the power consumption of the CMOS logic gates is also briefly discussed.

By watching this video, you will learn the following topics:
0:00 Introduction
0:48 What is CMOS ?
3:12 NMOS Inverter and Issue with NMOS transistors
7:05 Why NMOS passes weak logic '1' and strong logic '0'
9:17 Why PMOS passes weak logic '0' and strong logic '1'
11:48 CMOS Inverter (NOT gate using CMOS Logic)
16:04 NAND and NOR gates using CMOS logic
20:35 AND and OR gates using CMOS logic
21:40 XOR and XNOR gates using CMOS logic
25:29 Power Dissipation in CMOS logic gates

For notes on CMOS logic gates, check this article:

For more videos on Digital Electronics, check this playlist:

This video will be helpful to all the students of science and engineering in understanding the CMOS logic gates.

#allaboutelectronics
#digitalelectronics
#logicgates
#cmos

Support the channel through membership program:
--------------------------------------------------------------------------------------------------
Follow my second channel:

Follow me on Facebook:

Follow me on Instagram:
--------------------------------------------------------------------------------------------------
Рекомендации по теме
Комментарии
Автор

For Notes on CMOS Logic Gates, check this article:

For more videos on Digital Electronics, check this playlist:

ALLABOUTELECTRONICS
Автор

I made video on this CMOS a year ago.. But hats off to you... I just wish I could provide explanation like you

TechnicallyExplained
Автор

The most relatable video on youtube to the point and this is love you and 🥰

codexgaming
Автор

Thank you so much for this nice explanation ☺️

Shalini-cc
Автор

Exam in 4 hours and the professors notes were so confusing, thank you so much for this video I understand everything I needed within 15 minutes T-T

Christina-ulhw
Автор

This lecture is really helpful and much easy to understand 🤩

free_storageee
Автор

Definitely you are the amazing tutor 👌🏻👌🏻

poojashah
Автор

Sir I have one doubt how pmos is pull up network and nmos is pulldown network

SureshSuresh-xsbj
Автор

22:26, sir there is one more representation of xor gate that is possible in which we have PDN network in series form only, pls make a short video on that comparing that representation with this one,

faneeshbansal
Автор

Sir please make playlist on ic 8051 and ic 555

pravinthakare
Автор

Can you please explain why your ignoring bar(‘) and writing A.B While constructing NAND gate. How the bar(‘) operation takes place here

harshithgoogly
Автор

but there must be a connection between source and drain right 4:03 (you only showed voltage between gate and source), you have not showed in this video or am i wrong

suryas
Автор

at 4:23 you say the output voltage when the mosfet is open is 5vs. how is that possible to be 5vs with the presence of a resistor?

winlose
Автор

What happens when we connect Vdd to nmos and vss to pmos ??what will be the output

arjunkrish
Автор

Sir arrows waale pmos cmos use krlo pleaseee

shreyasmanak
Автор

15:14 here if arrow denoting outside means p channel and inside means n channel but you done opposite here how it is acceptable

suryas
Автор

sir can we get pdf of the complete playlist

shubhamsingh
Автор

its really good but pls don't speak with an Indian accent its really hard to understand ;)

sghtern
Автор

cihana selam bu videoyu izliyorsan bana ulaş .ALL ABOUT ELECTRONİC ADAMSIN

Maldiniiiiiii