Understanding the Error: Concurrent Assignment to a Non-Net in Verilog

Explore the common Verilog error of `concurrent assignment to a non-net` and learn how to fix it effectively with clear coding practices.
---

Visit these links for original content and any more details, such as alternate solutions, latest updates/developments on topic, comments, revision history etc. For example, the original title of the Question was: Concurrent assignment to a non-net '_' is not permitted

If anything seems off to you, please feel free to write me at vlogize [AT] gmail [DOT] com.
---
Understanding the Error: Concurrent Assignment to a Non-Net in Verilog

When working with Verilog, you may encounter various errors that can be quite perplexing. One common error is the message: "concurrent assignment to a non-net 'A' is not permitted". This error can stop your coding efforts in their tracks and lead to confusion about the underlying issues causing these messages. In this guide, we will explore this error in detail and provide solutions to rectify it effectively.

The Problem Explained

The error indicates that there is an attempt to perform an assignment operation on something that is not defined as a net. In Verilog, nets are used for connecting different elements of a model, while variables like reg are meant for storage and do not have the same behavior in concurrent assignment contexts. This discrepancy leads to the error you're seeing in your code, particularly in the provided modules.

Example Code and Errors

Here is a snippet of Verilog code that generated the error:

[[See Video to Reveal this Text or Code Snippet]]

The following issues are likely causing the error:

Trailing commas in port lists

Assignments being made directly to input ports

Misuse of variable types for input ports

Step-by-Step Solutions

1. Fixing the Port List Issue

In Verilog, a trailing comma in the port list results in a syntax error. You can fix this issue by removing the trailing comma after the last output port definition. Change:

[[See Video to Reveal this Text or Code Snippet]]

to:

[[See Video to Reveal this Text or Code Snippet]]

2. Correcting Input Assignments

It is essential to remember that you cannot assign a value to an input port from within a module. The line that assigns a = 1'b1 is invalid in this context. Instead, the assignment should reflect the output logic based on the conditions. You need to change the line from:

[[See Video to Reveal this Text or Code Snippet]]

to:

[[See Video to Reveal this Text or Code Snippet]]

3. Adjusting Input Data Types

Another common problem is declaring input ports as a type reg. Input ports in Verilog should be declared simply as wires (net type). You should adjust the declarations for a and b from:

[[See Video to Reveal this Text or Code Snippet]]

to:

[[See Video to Reveal this Text or Code Snippet]]

Finalized Code Example

After applying these solutions, your code should look as follows:

[[See Video to Reveal this Text or Code Snippet]]

Conclusion

The error message "concurrent assignment to a non-net" can be daunting at first, but by understanding the proper usage of input and output types along with Verilog syntax rules, you can easily resolve these issues. Always remember to check for trailing commas, valid assignments, and appropriate data type declarations when coding in Verilog. With practice and attention to detail, you will find that such errors become easier to handle.

We hope this guide helps you troubleshoot and fix your Verilog code effectively. Happy coding!