filmov
tv
High Speed SerDes: Challenges and Opportunities by Dr G S Javed
Показать описание
#analogelectronics #mosfet #Currentmirror #current #cmos #analog #commongate #CG #LNA #lownoise #Lownoiseamplifier #amplifier #biasing #DC #bias #operatingregion #Channellengthmodulation #CLM #input #output #impedance #interviewquestions #interviewquestionsandanswers #smallsignal #voltagegain #KVL #KCL #superpositionprinciple #opencircuit #smallsignalgain #electronics #analogICJaved
#learning #experientialeducation #experientiallearning #DC #Biasing #biasingresistor #resistance #DCBias
#serdes #Transmitter #Receiver #Transceiver #SERDES #Serializer #Deserializer #HighSpeed #HighSpeedCircuits #HighFrequencyCircuits #Circuits #RFCircuits #SerialLinks #HSSERDES #PHY #Ethernet #EthernetPHY #PCIE #USB #MIPI #MPHY #DPHY #CPHY #AnalogCircuits #Javed #DrGSJaved #JavedGS #GSJAVED
Title: "20 GT/s High speed Serial Links to Enable Disruptive Technology in Communication"
Speaker: Dr. G S Javed
Analog Design Manager
Intel, India
Date: 16th September 2023
Time: 14:15 IST
Venue: DESE Auditorium, IISc / MS Teams
------------------------------------------------------------------------------------------------------------------------------------------
In high-speed communication applications, a large amount of data may have to be communicated from one chip to another. Unfortunately, the number of input and output (I/O) pins is limited in a system-on-chip(SoC). Serializing and De-serializing data at a high speed is the way to achieve high-speed data transfers. The data transfers can happen in short and long distances. The architecture of the design depends not only in the distance, but also the speed of transfer. Serial communication is used in machine to machine (M2M) and Chip-to-Chip (C2C) communications greatly. In fact, each smart phone in our hands has multiple such SERDES in it. In this talk, we will discuss the challenges of designing high-speed SERDES. This talk is aimed at students who are interested in electronic circuit design.
#learning #experientialeducation #experientiallearning #DC #Biasing #biasingresistor #resistance #DCBias
#serdes #Transmitter #Receiver #Transceiver #SERDES #Serializer #Deserializer #HighSpeed #HighSpeedCircuits #HighFrequencyCircuits #Circuits #RFCircuits #SerialLinks #HSSERDES #PHY #Ethernet #EthernetPHY #PCIE #USB #MIPI #MPHY #DPHY #CPHY #AnalogCircuits #Javed #DrGSJaved #JavedGS #GSJAVED
Title: "20 GT/s High speed Serial Links to Enable Disruptive Technology in Communication"
Speaker: Dr. G S Javed
Analog Design Manager
Intel, India
Date: 16th September 2023
Time: 14:15 IST
Venue: DESE Auditorium, IISc / MS Teams
------------------------------------------------------------------------------------------------------------------------------------------
In high-speed communication applications, a large amount of data may have to be communicated from one chip to another. Unfortunately, the number of input and output (I/O) pins is limited in a system-on-chip(SoC). Serializing and De-serializing data at a high speed is the way to achieve high-speed data transfers. The data transfers can happen in short and long distances. The architecture of the design depends not only in the distance, but also the speed of transfer. Serial communication is used in machine to machine (M2M) and Chip-to-Chip (C2C) communications greatly. In fact, each smart phone in our hands has multiple such SERDES in it. In this talk, we will discuss the challenges of designing high-speed SERDES. This talk is aimed at students who are interested in electronic circuit design.
High Speed SerDes: Challenges and Opportunities by Dr G S Javed
0:06:28
High Speed Communications Part 1 - The I/O Challenge
0:04:45
Meeting Today's SERDES High-Speed Challenges with HyperLynx
0:04:44
SerDes (Serializer/Deserializer) Explained in 5 Minutes
0:25:42
HIGH SPEED SERDES (INTRODUCTION)
0:54:26
Debugging High Speed SERDES issues in Multi board interconnect systems
0:10:55
High-Speed SerDes At 7nm
0:58:14
Concepts in High Speed SERDES - Transmitter
0:03:27
SerDes Basics
0:16:46
DSP Techniques For High-Speed SerDes
0:13:15
Electromagnetic Challenges In High-Speed Designs
0:17:15
How SERDES works in an FPGA, high speed serial TX/RX for beginners
0:30:12
Addressing Challenges with Large SerDes System Designs — Mentor
0:12:21
SERDES Clocking and Equalization for High-Speed Serial Links, Jack Kenney
0:36:12
How DSP is Killing the Analog in SerDes
0:10:02
Why High-demand for SerDes IPs?
0:07:40
What is a SerDes and why do I need one?
0:06:46
High Speed Communications Part 9 – Anatomy of a Modern SerDes
0:15:44
Why Mueller–Muller CDR in A High-speed SerDes?
0:14:34
CTLE (Continuous Time Linear Equalizer) : HIGH SPEED SERDES
0:08:36
High Speed Communications Part 11 – SerDes DSP Interactions
0:29:50
The Path to 200Gbps Serial Links
0:18:21
High-Speed SerDes At 7/5nm
0:08:10
Whiteboard Wednesdays - How the Cadence 112G SerDes IP Solves the Challenges of Long-Reach Signaling
Комментарии