How to Create PWM in Verilog on FPGA? | Xilinx FPGA Programming Tutorials

Boards Compatible with the tools I use in my Tutorials:

In this video I'll share how to create a simple PWM controller in Verilog HDL on FPGA. I'll show you step by step how to create pulse width modulation (PWM) in verilog on FPGA. This simple PWM code can be used for motor control and many other common systems. This tutorial is part of the xilinx fpga programming tutorials series, so check out my channel for more videos like this one!

Subscribe for new tutorials, product reviews, and conceptual videos. Feel free to leave a comment for any questions you may have.

[AxElKo]

Now this really helped me. I recommend to watch this. In school pwm took like 2 weeks and tun of theory, this is done in 10 minutes

[仲亚楠]

Thank you so much! It's the first FPGA video that I can understand.

[SimplyEmbedded]

Hope you enjoyed this video! Would you be interested in seeing videos about PWM Motor/Servo Control?

[Elad]

Great video! Thank you very much!
Short and informative!

[PiechureQ]

Thank you very much for this video, very helpful for beginner!

[haiwuxing]

Good tutorial.
Hope you can update faster.
Hope to see the ADC sampling tutoiral.

[carlfarrington]

in the always block (the counter on the posedge of the clock), does the system just know to automatically spread-out the counting so that it is evenly spread out over the high period of the clock? Or does it not work that way? Is it incrementing the counter once per clock posedge detection, or is it doing all the counting at once at each posedge detection? How come it doesn't just 'count too fast' and then not do anything?

[soufyanezizou]

Hi can you explain a PID Control on FPGA

[anudeepreddy]

I would like to know if it is possible to use any frequency other than that of the clock signal. love your vids btw

[maripallyharitha]

Good one..can you please tell us how to interface and is it possible to generate multiple pulses for multi level inverter?

[ravipradip]

Implementing an LVDS send/recieve might be a great idea for tutorial next time. There are none to be found on the internet

[piyushpv]

Great Video, Can you please clearify why clock is conencted to physical pin, in my board which pin I should connect.?

[yowassup]

How did you create clock ? and what was the relation between counter and the clock ?

[yousifballo]

Hello, do you know how to add music on vivado?

[nehathanekar]

sir, can you please tell how to use LCD display available on xilinx FPGA board.

[NAGENDRA]

Hai boss please suggest any project using in FPGA in Instrumentation application

[rudrapratapmaurya]

Can we interface SD card with fpga Spartan 3e

[celalergul]

How could you calculate the frequency of PWM signal?

[cyangtw]

First of all, Fantastic video, very informative.
I'm having a issue with my project and is the part with PWM,
So If you don't mind, I would like to ask, how can I implement the video's code(idea) into mine?
My PWM needed spec is;

a 4-bit Input PWM_control,

Input clock 50MHz,

a single bit output PWM_out,

Duty cycle is equal to 1/16 of input clock and

it changes when the value input is changed.

like, Value = 0000, Duty Cycle=0%

Value = 0001, Duty Cycle=6.25%

Value = 0010, Duty Cycle=12.5%

Value = 0010, Duty Cycle=18.75%

.... etc

when value changed, duty cycle should be increased by 6.25%

Thanks for any suggestion, please elaborate.

[Vineela]

Can anyone help me about XDC file? How to get it?@ simply embedded