Elad Alon: Injecting Agile Into Analog Design

preview_player
Показать описание
BErkeley Annual Research Symposium (BEARS) 2018:
More Than Moore: Is this the End of Moore's Law?
February 8, 2018

Captions available upon request.
  1. Berkeley EECS
Рекомендации по теме
Elad Alon: Injecting 0:30:45

Elad Alon: Injecting Agile Into Analog Design

Prof. Elad Alon 1:30:33

Prof. Elad Alon webinar 020720

Beyond Schematic Capture: 0:17:28

Beyond Schematic Capture: Meaningful Abstractions for Better Electronics Design Tools

Agile Analog at 0:04:03

Agile Analog at DAC 2019

ELENG 16A - 1:25:00

ELENG 16A - 2018-11-01

Berkeley Analog Generator 0:03:02

Berkeley Analog Generator BAG Demo advanced Examples

Improving Chisel Testing: 0:13:46

Improving Chisel Testing: Reusability Across Space and Time

let's play👍 pls.subscribe 0:02:36

let's play👍 pls.subscribe

Agile for Hardware 0:01:21

Agile for Hardware 2019 Event

Efficient AI Inference 0:06:26

Efficient AI Inference With Analog Processing In Memory

Design of two-stage 0:02:59

Design of two-stage Miller op-amp in two minutes | Bakr H. AbdElgaliel

Wooden car toy 0:02:35

Wooden car toy newly made by yours truly😊

MTO Breakout Session 1:10:51

MTO Breakout Session 2: Technology by the People, for the People -- Spectrum (DARPA 'Wait, What...

ALIGN Open-Source Tool 0:52:41

ALIGN Open-Source Tool for Analog Circuit Layout Synthesis: Hands-on Lab-based Training Webinar

Welcome to ADC 0:02:18

Welcome to ADC Design

Analog Minds: Learning 0:47:08

Analog Minds: Learning Through Designing Tabletop Games

Dartmouth Undergrads in 0:01:57

Dartmouth Undergrads in the Lab: Analog Integrated Circuits

New made wooden 0:02:25

New made wooden car toys... there's a lot more to come 👍 Please subscribe

Analog Circuits_18EC42-Lecture-35-Module-04 0:42:43

Analog Circuits_18EC42-Lecture-35-Module-04

20-Bit 1Msps 0.5ppm 0:06:30

20-Bit 1Msps 0.5ppm INL SAR ADC

Analog PDKs 0:02:59

Analog PDKs

Live Interactive Session 1:02:36

Live Interactive Session 1: Analog Circuits

SSCS CICCedu 2019 0:20:17

SSCS CICCedu 2019 - Wireline Link Budgeting and Modeling - Presented by Ganesh Balamurugan

My Response to 0:02:16

My Response to the Yale Article ECE 4409

Комментарии
Автор

It's amazing that a professor of a top university, no less, thinks this will be a game changer. It'll hardly speed up the easy things in a SoC.

Seems a rather naive idea to me.

DJTrancenergy
Автор

This is a good idea for a first-order debuging process, were you base the design on parameters.
But, when we design, we find the answer to the issues looking to wave-forms, not numbers.
Numbers only tell a tiny part of the story.

JuanCarlosMateusArdila
Автор

i think it will be more tedious if a block is not being re-used... if a block is being re-used too, the art of putting their ideas into a code will not be easy.. abstracting it should make life easier.. as we proceed if we have engines ( lower modules ) which can abstract like a high level language.... eg in layout place common centroid and do routing ... . but it will be worth the effort...
the challenge is in architecture exploration.... new DRC's and new constraints...

justlikethatonlyyaar
Автор

I can immediately see the benefits of this approach! Really brilliant..

VivekRoy
Автор

I thought about this idea a few years ago but nobody understood how to implement it. The idea is more or less to turn analog into digitals by using standardized templates.

zhouk