Constrained random stimulus generation in Python

preview_player
Показать описание
Speaker: Ian Quinn, Member of the Silicon Team, Graphcore
Recorded at: DVClub Europe Conference 2021
Date: 20th Apr 2021
  1. Mike Bartley
Рекомендации по теме
Constrained random stimulus 0:14:11

Constrained random stimulus generation in Python

Transaction Level Stimulus 0:16:26

Transaction Level Stimulus Optimization in Functional Verification Using Machine Learning Predictors

I Didn’t Know 0:29:00

I Didn’t Know Constraints Could Do That!

Lecture6 DirectedVsRandom 0:12:59

Lecture6 DirectedVsRandom

Solutions to VTU 0:17:06

Solutions to VTU Model QP of Advanced VLSI 21EC71

SVA based Checker 0:18:17

SVA based Checker IP in Verilator - Balram, Srinivasan Venkataramanan (Latch-Up 2023)

Top 7 Ways 0:05:37

Top 7 Ways to Automate Your RTL Verification

DVClub-Graph Based Verification 0:43:02

DVClub-Graph Based Verification in a UVM Environment

Mixed-Signal Randomisation - 0:53:51

Mixed-Signal Randomisation - Stimulus and Checkers

OSVVM, VHDL's #1 0:30:22

OSVVM, VHDL's #1 FPGA Verification Library

Cosyne 2020 Workshops 0:33:53

Cosyne 2020 Workshops - Sara Solla - Neural manifolds for the control of movement

Important Questions in 0:08:23

Important Questions in Advanced VLSI 21EC71

System Verilog Strategies 0:48:07

System Verilog Strategies

Portable Stimulus from 0:29:08

Portable Stimulus from IP to SoC – Achieve More Verification

Human Olfactory Perception 0:55:51

Human Olfactory Perception

VerifSudha Stimulus Quality 0:02:57

VerifSudha Stimulus Quality Analysis

Easier UVM - 0:20:39

Easier UVM - The Big Picture

Verification Methodologies Made 0:47:28

Verification Methodologies Made Easy — Aldec

Automating Reusable, Retargetable 0:28:09

Automating Reusable, Retargetable Scenario-level Tests with Portable Stimulus

Verification Productivity with 0:15:08

Verification Productivity with Portable Stimulus

SV-1: Object-oriented Programming 0:07:59

SV-1: Object-oriented Programming for Designers | Synopsys

[PLARCH23] Mixed-Abstraction HDLs 0:16:24

[PLARCH23] Mixed-Abstraction HDLs and A Discussion on Other Aspects of HDL Design

What is Prompt 0:08:33

What is Prompt Tuning?

Introduction to SystemVerilog 0:09:24

Introduction to SystemVerilog in English | #1 | SystemVerilog in English | VLSI POINT