FPGA-based AES Cryptographic System [Block Diagram]

preview_player
Показать описание
[Digital / Embedded System] Designed, simulated, and implemented on FPGA an AES-based encryption/decryption co-processor:
• RTL coding: VHDL;
• Synthesis and device programming tool: Altera Quartus II Design Software;
• Logic simulation tools: Mentor Graphics ModelSim-Altera;
• FPGA development board: Altera Cyclone III FPGA Starter Board;
• Master processor programming language: Tcl-Tk.
Рекомендации по теме