filmov
tv
FPGA project 07 Part2 - Linear Feedback Shift Register

Показать описание
Part2 - FPGA programming with Intel Quartus
Let's implement an FPGA Linear Feedback Shift Register circuit using Verilog!
The 16bit LFSR is used to generate pseudo-random numbers and display them on a 7segment display.
This FPGA programming project for beginners will show you the following:
1. How to create an Intel Quartus Project
2. How to Synthesize a Verilog project in Intel Quartus
3. How to connect your Linear Feedback Shift Register design to the FPGA pins
4. How the Verilog code translates into a digital circuit using the RTL Viewer
5. How to program the FPGA and demo trial using the DE1-SoC Cyclone5 development board
Prerequisites:
#fpga #lfsr #fpgaproject #verilog
Let's implement an FPGA Linear Feedback Shift Register circuit using Verilog!
The 16bit LFSR is used to generate pseudo-random numbers and display them on a 7segment display.
This FPGA programming project for beginners will show you the following:
1. How to create an Intel Quartus Project
2. How to Synthesize a Verilog project in Intel Quartus
3. How to connect your Linear Feedback Shift Register design to the FPGA pins
4. How the Verilog code translates into a digital circuit using the RTL Viewer
5. How to program the FPGA and demo trial using the DE1-SoC Cyclone5 development board
Prerequisites:
#fpga #lfsr #fpgaproject #verilog