Cadence IC615 Virtuoso Tutorial 16: Layout of Padframe (Part 1/2)

preview_player
Показать описание
In this tutorial, I have explained the procedure to design the layout of the pads and padframe in Cadence.
  1. Mudasir Mir
  2. CADENCE
  3. VIRTUOSO
  4. ANALOG IC DESIGN
  5. ANALOG DESIGN
  6. ANALOG CIRCUIT DESIGN
Рекомендации по теме
Cadence IC615 Virtuoso 0:17:07

Cadence IC615 Virtuoso Tutorial 16: Layout of Padframe (Part 1/2)

Cadence IC615 Virtuoso 0:13:04

Cadence IC615 Virtuoso Tutorial 15: Monte Carlo Analysis in Cadence

Cadence IC615 Virtuoso 0:11:54

Cadence IC615 Virtuoso Tutorial 2 (HD): Symbol Creation and Display Operating points

Cadence IC615 Virtuoso 0:07:04

Cadence IC615 Virtuoso Tutorial 13: Gain Compression, Harmonic Distortion and THD analysis

Cadence IC615 Virtuoso 0:10:45

Cadence IC615 Virtuoso Tutorial 17: Using Padframe in circuit design (Part 2/2)

Cadence IC615 Virtuoso 0:18:51

Cadence IC615 Virtuoso Tutorial 1 (HD): Schematic Entry and Using ADEL

Cadence IC615 Virtuoso 0:18:46

Cadence IC615 Virtuoso Tutorial 3 (HD): Using Calculator in ADEL

Cadence IC615 Virtuoso 0:13:07

Cadence IC615 Virtuoso Tutorial 10:Process Corner Simulation in Cadence ADEXL

Cadence IC615 Virtuoso 0:14:25

Cadence IC615 Virtuoso Tutorial 12: S-parameter analysis in Cadence ADEL

Cadence IC615 Virtuoso 0:08:32

Cadence IC615 Virtuoso Tutorial 9: Noise Analysis in Cadence ADEL

Analog Design in 0:12:46

Analog Design in Cadence using Virtuoso Tool

Cadence IC6.16/6.17 Virtuoso 0:12:03

Cadence IC6.16/6.17 Virtuoso Tutorial -1 part 3 (Power calculation use of stimuli)

Cadence IC6.16/6.17 Virtuoso 0:33:43

Cadence IC6.16/6.17 Virtuoso Tutorial -1 Part 2 (Simulation, Analysis and calculator use)

Cadence Virtuoso: Introduction 0:10:05

Cadence Virtuoso: Introduction

AND Output waveforms 0:01:34

AND Output waveforms using CADENCE virtuoso

Introduction to the 0:22:24

Introduction to the New Virtuoso ADE Product Suite -- Cadence Design Systems

Virtuoso ADE Explorer, 0:03:14

Virtuoso ADE Explorer, Assembler & Verifier by Cadence Education Services & Custom IC/Analog...

Cadence-16: DRC of 0:03:02

Cadence-16: DRC of Layout in Calibre | Design Rule Check (DRC) || Post Layout Simulation

ECE468 Cadence Virtuoso 0:06:53

ECE468 Cadence Virtuoso tutorial -

OR output for 0:02:11

OR output for schematic test using CADENCE virtuoso

Importing PTM 7nm 0:13:18

Importing PTM 7nm , 16 nm , 22 nm CMOS Technology files Into Virtuoso Cadence®.

Cadence IC615 Virtuoso 0:10:31

Cadence IC615 Virtuoso Tutorial 5 (HD): Post Layout Simulation, Comp & Finding no of Parasitics

Sneak Peek - 0:03:21

Sneak Peek - Cadence Virtuoso Workshop

Cadence 6 Tutorial 0:07:05

Cadence 6 Tutorial 13e Extraction

Комментарии
Автор

Great come back sir.. I was waiting for your videos.

ashishsontakke
Автор

sir,
I have a module that I have created with the help of Mosfet but now I want to plot the resistance of my entire module from the input port
but here I am using the sp parameter method to get this plot while using the sp parameter i am applying pulse input as my module resistance changes with the number of pulses applied to it so I want to plot the real-time resistance of my module as it changes with time as it is a function of the number of pulses applied
so with sp parameter I am unable to get this plot can you suggest any method where I could plot this

digambarbhole
Автор

hi sir. wil you do a video on designing an Inductor layout in cadence..

kusuma
Автор

Dear I have tried the same but fails to design that. I have some queries regarding that1. While creating library name you have attached which library since my design is in gpdk090 technology I choose that.2. In my design there is no layer called PAD drawing layer instead of that I am using Bondpad drawing and after designing pad folder I found many DRC error?
Please help me regarding that asap...Thanks & regardsSuraj

surajkumarsawranchi
Автор

For gpdk90, which layer would be the substrate layer? I am trying to follow your video using gdpk90. Any help would be appreciated

mirandaheredia
Автор

Thanks for your tutorial. I have some questions. Can we implement your method for drawing and adding pads in TMSMC 0.18 um? I do not have the pad libraries on that version and my version is cracked.

yasamanmajd
Автор

which technology have you used is it gpdk090 or UMC090?

surajkumarsawranchi
Автор

hi sir will you upload any rf circuit layout how to connect inductor and capacitor in layout plz sir it is use full to us

santhugangala
Автор

hello sir,
I used to gpdk 90 nm technology in which there is no pad drawing layer how we make pad in gpdk 90 nm plz response is there any another way to draw the pad frame????

himansh