JK Flip Flop Timing Diagrams

Показать описание

Joe Haas

Рекомендации по теме

Комментарии

I've been wasting my time reading about it for days and you just explained so beautifully in 6 minutes. thanks so much Joe!

alghamdiyusuf

Thank you so much, you are a lifesaver. My professor decide to do last minute exam about this JK flip flop timing and I stumble upon this vid and it helped me so much.

bananaa

This video is the best, I wish he spoke Spanish, but it doesn't matter.
Greetings from Peru

Miguel-zlcs

video just saved me 30 min of reading a slideshow, thanks m8!

alec

Basically taught me in a few minutes what its taken my lecturer 5 lessons to attempt to explain!! 🎉

KeViNkErR

omg tq so much. i just completed a whole chap from your 6 minute video .

rovindnesa

Thank you so fucking much. Best video on this site. No bs, just exactly what I needed <3

bananskalsvensson

you explained in 6 minutes what my lecturer couldnt in 30 slides

rawarori

Thanks sir, this video help me so much

merilliapridayriskiana

This video is so helpful! Thx a lot! I am crying呜呜呜呜You are a genius.

larich

you just saved my ass thank you so much bro

rafaelpalmones

you could be the only one on youtube that could explain that

pat

If I had educators like this, maybe i wouldn't be so garbage and stupid at electrical engineering

AK_

Hi! What about if reset is synchronous?

oluwademilademustapha

wtf dude u fucking serious i am literally like an idiot wasting 8 hour studying on these still cant understand, and you use 6 minutes to let me understand, fucking god lifesavier, i wish you can acheieve everything u want to in ur life, love from malaysia

lokyongyu

This video was created to save my life from the digital class.

nhorksopheakna

**positive edge triggered JK master slave flip flop with preset and clr and thankss

electronx

@Joe Haas .. I"M I the only one who noticed the mistake with the second example? or please correct me if i"m wrong.
With the active low, our output will be activated when the input is "0" . But he went on seting and resenting, using the active high format. Please correct me if i"m wrong, but i"m pretty sure he made a mistake there.

abunawenow

So what's the difference between 'Active hi' & 'Active lo' if they both toggle switch @ J=1; K=1 & memory only @ J=0; K=0?

lody-loyd

there is maybe a mistake in the last seconds of this video when the teacher has set the output at 1 despite of the set and reset are 1 anyway thank u

azizmorad

JK Flip Flop Timing Diagrams

JK Flip Flop Timing Diagrams

Timing Diagram for Dual Edge JK Flip Flop

Timing Diagram of JK Flip Flop | Digital Electronics

Timing Diagram of JK Flip Flop/ 3 bit JK flip flop/ Flip Flop timing diagram

Latches and Flip-Flops 6 - The JK Flip Flop

Ep 058: Timing Diagrams of Flip-Flops and Latches

JK Flip Flop - Basic Introduction

Digital Design (120 9a5) Asynchronous Flip-Flop Inputs: Preset and Clear

JK Flip-Flop Explained | Excitation Table and Characteristic Equation of JK Flip Flop

JK Flip-flop (Sequential Circuit)

Setup Time and Hold Time of Flip Flop Explained | Digital Electronics

Negative edge-triggered JK Flip Flop with CLR' and PRE' input.

Master Slave JK Flip-Flop Explained | Digital Electronics

JK Flip - Flop, T Flip - Flop

JK Flip Flop

L4.36: Output waveform of JK flip flop | waveform example

Tutorial D flip flop timing diagram question solution

How to draw timing diagram for D Latch and D Flip-flop?

Timing Diagram for Rising Edge T Flip Flop

JK-Flipflop & Master-Slave-Flipflop – Impulsdiagramm | (Digitaltechnik)

Introduction to JK Flip Flop | JK flip flop full explanation | Digital Electronics

Output Timing Diagram of each D Flip Flop/ SISO Shift Register

Timing Diagram for A Negative Edge Triggered Flip Flop

Timing Diagram for an Asynchronous D Flip Flop