LVDS Simulation and Measurements on Sigrity Topology Explorer 17.4

Want to know about LVDS Signaling Simulation and Measurements, what are the different constraints we should simulate in Pre-Layout Analysis, Today I'm sharing the best ways to Simulate LVDS Driver Receiver Model using Sigrity Topology Explorer 17.4

🎥Video Timeline:

○ Section-1 of Video
[00:00] Video Introduction
[00:55] Purpose of doing Pre-Layout Analysis.
[01:25] What are All the Constraints we do Pre-Layout Analysis for.
[02:20] Requirements to Create Realistic Topology
[03:58] Create Topology in Sigrity Topology Explorer and Run the Simulation

○ Section-2 of Video
[04:17] Step 1: How to Create a New Topology and Save it.
[04:58] Step-2 Add Driver Block and Assign IBIS model to it.
[06:40] Step-3 Add Receiver Block and Assign IBIS model to it.
[08:14] Step-4 Add Transmission line and Add Stack-up Information
[11:08] Step-5 Connect All the Blocks and Add Termination Resistor at RX
[12:30] Step-6 Set Analysis Options and Stimulus for Driver Side.
[14:20] Step-7 Run the Simulation and Do measurements for Rise/Fall Time, Amplitude, Time Delay etc.
[18:21] Outro

▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬
✦ Important Cadence Links:
▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬
Register for your free trial of Cadence Sigrity TopXplorer tool:
Read more about differential signaling and it’s advantages:

▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬
✦ EsteemPCB Courses on Udemy:
▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬
✦ Signal and Power Integrity - Simplified: Dr. Eric Bogatin:
▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬▬

QUERIES SOLVED
○ LVDS Simulation and Measurements on Sigrity Topology Explorer 17.4
○ What is LVDS Signaling and Working of LVDS
○ How LVDS Works and How to Simulate LVDS
○ What is Low Voltage Signaling Scheme and Simulation of LVDS
○ LVDS Driver Receiver Model
○ What is LVDS Driver and What is LVDS Receiver?
○ LVDS SIMULATION IN TOPOLOGY EXPLORER
○ LVDS Overview and LVDS Simulation in Cadence Orcad
○ Working of LVDS and IBIS Simulations or LVDS IBIS Simulation
○ LVDS Simulation and Measurements
#lvds #simulation #cadence

[EsteemPCB]

What should be next topic to discuss here??🤔 Let me know in comment section below.

[maheshpalika]

Make a video on how to add via in prelayout simulation and how via stubs impact the signal quality while changing to different layers.

[farhans]

I have one question.to read ic from the point we read in anti clock wise (a, b, c, d, e, f, g, h, j, k, l, m, n, p) but where is i, o, s, q, x, z is not mentioned can u explain why