4 Basic Current Mirror | Virtuoso Cadence | Simulation | gpdk180 | Full Tutorial

preview_player
Показать описание
In this video we'll learn about basic current mirror and find out output impedance Rout , drain to source current Id , and Vout min so that transistor's are in saturation region.

Check out full playlist link for Analog IC videos using cadence

#aicd #rvce
Рекомендации по теме
Комментарии
Автор

During parametric analysis it's showing that simulation failed at first point.

IITMIAN_ABHILASH