MACRO PLACEMENT | FLOORPLAN | CADENCE | INNOVUS | PHYSICAL DESIGN | ASIC | ELECTRONICS | VLSIFaB

#Vlsi #pnr #cts #physicaldesign #mtech #cadence #synopsys #mentor #placement #floorplan #routing #signoff #asic #lec #timing #primetime #ir #electromigration #interviewquestions #drc #lvs #erc #memory #clock #flipflop #digital #physicalverification #analog #verification #vlsi #companies #vlsi #career #slack #skew #macro #powerplanning #electronics #lowpower #delay #cell #Verilog #STA #UPF #cmos #chip #antenna #intel #silicon #semiconductor #pad #synthesis

Macro Placement Tips
The formula to calculate spacing between two macro is (width+spacing x number of pins /vertical routing layers) + spacing. It is better adding an additional spacing because you can avoid violation with the side of macros.

1. Place macros around chip periphery.
2. Consider connections to fixed cells when placing macros.
3. Orient macros to minimize distance between pins.
4. Reserve enough room around macros.
5. Reduce open fields as much as possible.
6. Reserve space for power grid.

Macro(Memory) placement rules implementation hands on using cadence Innovus (Encounter soc).
If you get any help from this video don't forget to like comment and subscribe the channel to get all the videos

VLSIfab playlist are given below:

pnr flow

career guidance in vlsi field.

Timing and constraints (physical design)

M.TECH project IN VLSI

PHYSICAL DESIGN FLOW IN DIFFERENT TOOLS OF CADENCE AND SYNOPSYS

[asicdesignbasics]

Good work man, I am tapeout more than 20 blocks in the ownership mode, but you share knowledge with free of cost to everyone hats off

Very helpful tutorial. Thank you very much. please keep posting more videos like this.

[patinagreene]

Well done video! Thank you for running through this step by step and also explaining some nuances such as difference between halo and blockage, etc. Thank You.

[dipankarsaha]

Sir...plz do a video lecture on CTS specially skew grouping, skew balancing, how clock tree is built etc....

[StayInBliss]

nd sir you are fabulous, grt lerningm

[prakashbadhavath]

Please do video on sta analysis and congestion removal techniques

[karthickramki]

what is diff b/w cell padding and halo

[lalithagogineni]

Hii sir very helpful video sir thank you for explanation. If it is possible can you explain macro placement using icc2 tool thanks in advance sir

[sanjusingertelugu]

hi sir how to give channel spacing between macros? how to decide that space?

[saijagadeesh]

How IR drop and congestion issue will come if we place macros at the centre of the core, any body explain please ?

[StayInBliss]

sir how do we get cdl netlist for lvs check?

[balagopi]

When we create guid, region and fence make video

[sanjusingertelugu]

if std cell is overlap with macro how to resolve the problem?

[Easylife_]

Is there any vedio on IO ring ring creation ?