Strings in System verilog | Part 1 | String literals

preview_player
Показать описание
Covered String datatype in system verilog with examples.

0:00:Introduction to strings
3:50:EDA code examples

#education #design #vlsi #semiconductor #electronics #verification #core #queuesinsv #coding #class #systemverilog #verilog #arrays #digitalelectronics #digital #design #testbench #designverification #verilog #engineering #engineeringjobs #electronicsandcommunication #guide #vlsitraining #vlsijobs #testbench #digitalelectronics #interview #interviewquestion #faq #student #learning
Рекомендации по теме
Комментарии
Автор

I think your videos are enough to crack the interview

nareshcheviti
Автор

Nice explanation mam
Try to make on oops also mam

Rupesh_
Автор

ma'am strings are present in verilog also

VELPULAANIL