Все публикации

Networks 4.4: Subnets1:23:32

Networks 4.4: Subnets

Networks 4.3: IP0:59:52

Networks 4.3: IP Version 6

Networks 4.2: Internet0:59:52

Networks 4.2: Internet Protocol

Networks 4:1 Routers0:59:52

Networks 4:1 Routers and Switches

Networks 3.4: Congestion0:51:15

Networks 3.4: Congestion Control

Networks 3.3: Transmission0:51:15

Networks 3.3: Transmission Control Protocol (TCP)

Networks 3.2: Reliable0:51:15

Networks 3.2: Reliable Transport

Networks 3.1: Transport0:51:15

Networks 3.1: Transport Layer

Networks 2.4: Socket0:38:09

Networks 2.4: Socket Programming

Networks 2.3: DNS,0:48:09

Networks 2.3: DNS, Streaming Protocols

Networks 1.3: Delays,0:56:30

Networks 1.3: Delays, Queueing, Simulations

Networks 2.1: Application0:50:20

Networks 2.1: Application Layer

Networks 2.2: Application0:44:00

Networks 2.2: Application Protocols

Networks 1.2: Circuit0:57:04

Networks 1.2: Circuit Switching, LAN & WAN

Networks 1.1: Introduction0:37:03

Networks 1.1: Introduction to Networking

Intro to Embedded0:20:44

Intro to Embedded Programming

Virutoso-Part 8 Synthesizing0:06:52

Virutoso-Part 8 Synthesizing Verilog

Virutoso-Part7 Cell Characterization0:15:57

Virutoso-Part7 Cell Characterization

Virtuoso-Part 6 Stick0:24:34

Virtuoso-Part 6 Stick Figures, Logic, and Standard Cells

Virtuoso-Part 5 Standard0:11:35

Virtuoso-Part 5 Standard cell templates

Virtuoso - Part40:20:23

Virtuoso - Part4 - Three different types of simulations

Virtuoso - Part30:41:50

Virtuoso - Part3 - Building the Inverter Layout

Virtuoso - Part20:21:01

Virtuoso - Part2 - Basic simulation and comparison of parts

Virtuoso - Part0:17:12

Virtuoso - Part 1 - Schematic Capture using Virtuoso Layout