RS Flip-Flop | SR Latch - Basics and Verilog FPGA Implementation in Vivado and Xilinx

#fpga #xilinx #vivado #amd #embeddedsystems #controlengineering #controltheory #verilog #hardware #hardwareprogramming #automation #digitallogic #digitallogicdesign #hardwaredescriptivelanguage #hdl
It takes a significant amount of time and energy to create these free video tutorials. You can support my efforts in this way:
- You Can also press the Thanks YouTube Dollar button

- In this tutorial, we explain the basics of RS flip-flops which are also known as SR latches. Furthermore, we explain how to implement RS flip-flops in the Verilog programming language and FPGAs. We use the Vivado development environment to implement the flip-flops. We will explain two approaches for implementing flip flops.

- In the first part of the tutorial we explain the working principle of RS flip flops and we will derive a truth table, characteristic table, and a characteristic equation of RS flip flops.

- In the second part of the tutorial, we explain how to implement the flip-flop in Verilog.

[aleksandarhaber]

It takes a significant amount of time and energy to create these free video tutorials. You can support my efforts in this way:
- You Can also press the Thanks YouTube Dollar button