Lec. 5 | Functional Verification | RTL to GDSII flow

#plz_subscribe_my_channel
Hi frinds in this video you will learn about functional verification. how to write testbench and simulate it in edaplayground, cadence scelium and incesive.

What are different steps in designing a chip
Lecture .1 RTL to GDSII Overview
Lecture.2 Specification
Lecture.3 Architecture design
Lecture.4 RTL Design
Hands on RTL to GDSII
Front end design
Backend design
Fast mode complete hands on
Gate level simulation

if this video helped you to gain something then don't forget to like and subscribe my channel.