write VHDL simulation testbench

welcome to shbcf.ru