verilog blocking assignment synthesis