design of 2:4 decoder using verilog