Indicate hit and miss in cache memory