Implementation of Full Adder Using VHDL Code and Considering data Flow Modeling