Full-Adder Circuit using Xilinx Vivado Verilog (HDL)