Basic logic gate timing diagram